Inc/stm32f4xx_ll_tim.h (HAL)

Outline

#define __STM32F4xx_LL_TIM_H

#include "stm32f4xx.h"

Private variables

OFFSET_TAB_CCMRx

SHIFT_TAB_OCxx

SHIFT_TAB_ICxx

SHIFT_TAB_CCxP

SHIFT_TAB_OISx

#define TIMx_OR_RMP_SHIFT

#define TIMx_OR_RMP_MASK

#define TIM2_OR_RMP_MASK

#define TIM5_OR_RMP_MASK

#define TIM11_OR_RMP_MASK

#define DT_DELAY_1

#define DT_DELAY_2

#define DT_DELAY_3

#define DT_DELAY_4

#define DT_RANGE_1

#define DT_RANGE_2

#define DT_RANGE_3

#define DT_RANGE_4

Exported types

LL_TIM_InitTypeDef

LL_TIM_OC_InitTypeDef

LL_TIM_IC_InitTypeDef

LL_TIM_ENCODER_InitTypeDef

LL_TIM_HALLSENSOR_InitTypeDef

LL_TIM_BDTR_InitTypeDef

Exported constants

#define LL_TIM_SR_UIF

#define LL_TIM_SR_CC1IF

#define LL_TIM_SR_CC2IF

#define LL_TIM_SR_CC3IF

#define LL_TIM_SR_CC4IF

#define LL_TIM_SR_COMIF

#define LL_TIM_SR_TIF

#define LL_TIM_SR_BIF

#define LL_TIM_SR_CC1OF

#define LL_TIM_SR_CC2OF

#define LL_TIM_SR_CC3OF

#define LL_TIM_SR_CC4OF

#define LL_TIM_BREAK_DISABLE

#define LL_TIM_BREAK_ENABLE

#define LL_TIM_AUTOMATICOUTPUT_DISABLE

#define LL_TIM_AUTOMATICOUTPUT_ENABLE

#define LL_TIM_DIER_UIE

#define LL_TIM_DIER_CC1IE

#define LL_TIM_DIER_CC2IE

#define LL_TIM_DIER_CC3IE

#define LL_TIM_DIER_CC4IE

#define LL_TIM_DIER_COMIE

#define LL_TIM_DIER_TIE

#define LL_TIM_DIER_BIE

#define LL_TIM_UPDATESOURCE_REGULAR

#define LL_TIM_UPDATESOURCE_COUNTER

#define LL_TIM_ONEPULSEMODE_SINGLE

#define LL_TIM_ONEPULSEMODE_REPETITIVE

#define LL_TIM_COUNTERMODE_UP

#define LL_TIM_COUNTERMODE_DOWN

#define LL_TIM_COUNTERMODE_CENTER_DOWN

#define LL_TIM_COUNTERMODE_CENTER_UP

#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN

#define LL_TIM_CLOCKDIVISION_DIV1

#define LL_TIM_CLOCKDIVISION_DIV2

#define LL_TIM_CLOCKDIVISION_DIV4

#define LL_TIM_COUNTERDIRECTION_UP

#define LL_TIM_COUNTERDIRECTION_DOWN

#define LL_TIM_CCUPDATESOURCE_COMG_ONLY

#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI

#define LL_TIM_CCDMAREQUEST_CC

#define LL_TIM_CCDMAREQUEST_UPDATE

#define LL_TIM_LOCKLEVEL_OFF

#define LL_TIM_LOCKLEVEL_1

#define LL_TIM_LOCKLEVEL_2

#define LL_TIM_LOCKLEVEL_3

#define LL_TIM_CHANNEL_CH1

#define LL_TIM_CHANNEL_CH1N

#define LL_TIM_CHANNEL_CH2

#define LL_TIM_CHANNEL_CH2N

#define LL_TIM_CHANNEL_CH3

#define LL_TIM_CHANNEL_CH3N

#define LL_TIM_CHANNEL_CH4

#define LL_TIM_OCSTATE_DISABLE

#define LL_TIM_OCSTATE_ENABLE

#define LL_TIM_OCMODE_FROZEN

#define LL_TIM_OCMODE_ACTIVE

#define LL_TIM_OCMODE_INACTIVE

#define LL_TIM_OCMODE_TOGGLE

#define LL_TIM_OCMODE_FORCED_INACTIVE

#define LL_TIM_OCMODE_FORCED_ACTIVE

#define LL_TIM_OCMODE_PWM1

#define LL_TIM_OCMODE_PWM2

#define LL_TIM_OCPOLARITY_HIGH

#define LL_TIM_OCPOLARITY_LOW

#define LL_TIM_OCIDLESTATE_LOW

#define LL_TIM_OCIDLESTATE_HIGH

#define LL_TIM_ACTIVEINPUT_DIRECTTI

#define LL_TIM_ACTIVEINPUT_INDIRECTTI

#define LL_TIM_ACTIVEINPUT_TRC

#define LL_TIM_ICPSC_DIV1

#define LL_TIM_ICPSC_DIV2

#define LL_TIM_ICPSC_DIV4

#define LL_TIM_ICPSC_DIV8

#define LL_TIM_IC_FILTER_FDIV1

#define LL_TIM_IC_FILTER_FDIV1_N2

#define LL_TIM_IC_FILTER_FDIV1_N4

#define LL_TIM_IC_FILTER_FDIV1_N8

#define LL_TIM_IC_FILTER_FDIV2_N6

#define LL_TIM_IC_FILTER_FDIV2_N8

#define LL_TIM_IC_FILTER_FDIV4_N6

#define LL_TIM_IC_FILTER_FDIV4_N8

#define LL_TIM_IC_FILTER_FDIV8_N6

#define LL_TIM_IC_FILTER_FDIV8_N8

#define LL_TIM_IC_FILTER_FDIV16_N5

#define LL_TIM_IC_FILTER_FDIV16_N6

#define LL_TIM_IC_FILTER_FDIV16_N8

#define LL_TIM_IC_FILTER_FDIV32_N5

#define LL_TIM_IC_FILTER_FDIV32_N6

#define LL_TIM_IC_FILTER_FDIV32_N8

#define LL_TIM_IC_POLARITY_RISING

#define LL_TIM_IC_POLARITY_FALLING

#define LL_TIM_IC_POLARITY_BOTHEDGE

#define LL_TIM_CLOCKSOURCE_INTERNAL

#define LL_TIM_CLOCKSOURCE_EXT_MODE1

#define LL_TIM_CLOCKSOURCE_EXT_MODE2

#define LL_TIM_ENCODERMODE_X2_TI1

#define LL_TIM_ENCODERMODE_X2_TI2

#define LL_TIM_ENCODERMODE_X4_TI12

#define LL_TIM_TRGO_RESET

#define LL_TIM_TRGO_ENABLE

#define LL_TIM_TRGO_UPDATE

#define LL_TIM_TRGO_CC1IF

#define LL_TIM_TRGO_OC1REF

#define LL_TIM_TRGO_OC2REF

#define LL_TIM_TRGO_OC3REF

#define LL_TIM_TRGO_OC4REF

#define LL_TIM_SLAVEMODE_DISABLED

#define LL_TIM_SLAVEMODE_RESET

#define LL_TIM_SLAVEMODE_GATED

#define LL_TIM_SLAVEMODE_TRIGGER

#define LL_TIM_TS_ITR0

#define LL_TIM_TS_ITR1

#define LL_TIM_TS_ITR2

#define LL_TIM_TS_ITR3

#define LL_TIM_TS_TI1F_ED

#define LL_TIM_TS_TI1FP1

#define LL_TIM_TS_TI2FP2

#define LL_TIM_TS_ETRF

#define LL_TIM_ETR_POLARITY_NONINVERTED

#define LL_TIM_ETR_POLARITY_INVERTED

#define LL_TIM_ETR_PRESCALER_DIV1

#define LL_TIM_ETR_PRESCALER_DIV2

#define LL_TIM_ETR_PRESCALER_DIV4

#define LL_TIM_ETR_PRESCALER_DIV8

#define LL_TIM_ETR_FILTER_FDIV1

#define LL_TIM_ETR_FILTER_FDIV1_N2

#define LL_TIM_ETR_FILTER_FDIV1_N4

#define LL_TIM_ETR_FILTER_FDIV1_N8

#define LL_TIM_ETR_FILTER_FDIV2_N6

#define LL_TIM_ETR_FILTER_FDIV2_N8

#define LL_TIM_ETR_FILTER_FDIV4_N6

#define LL_TIM_ETR_FILTER_FDIV4_N8

#define LL_TIM_ETR_FILTER_FDIV8_N6

#define LL_TIM_ETR_FILTER_FDIV8_N8

#define LL_TIM_ETR_FILTER_FDIV16_N5

#define LL_TIM_ETR_FILTER_FDIV16_N6

#define LL_TIM_ETR_FILTER_FDIV16_N8

#define LL_TIM_ETR_FILTER_FDIV32_N5

#define LL_TIM_ETR_FILTER_FDIV32_N6

#define LL_TIM_ETR_FILTER_FDIV32_N8

#define LL_TIM_BREAK_POLARITY_LOW

#define LL_TIM_BREAK_POLARITY_HIGH

#define LL_TIM_OSSI_DISABLE

#define LL_TIM_OSSI_ENABLE

#define LL_TIM_OSSR_DISABLE

#define LL_TIM_OSSR_ENABLE

#define LL_TIM_DMABURST_BASEADDR_CR1

#define LL_TIM_DMABURST_BASEADDR_CR2

#define LL_TIM_DMABURST_BASEADDR_SMCR

#define LL_TIM_DMABURST_BASEADDR_DIER

#define LL_TIM_DMABURST_BASEADDR_SR

#define LL_TIM_DMABURST_BASEADDR_EGR

#define LL_TIM_DMABURST_BASEADDR_CCMR1

#define LL_TIM_DMABURST_BASEADDR_CCMR2

#define LL_TIM_DMABURST_BASEADDR_CCER

#define LL_TIM_DMABURST_BASEADDR_CNT

#define LL_TIM_DMABURST_BASEADDR_PSC

#define LL_TIM_DMABURST_BASEADDR_ARR

#define LL_TIM_DMABURST_BASEADDR_RCR

#define LL_TIM_DMABURST_BASEADDR_CCR1

#define LL_TIM_DMABURST_BASEADDR_CCR2

#define LL_TIM_DMABURST_BASEADDR_CCR3

#define LL_TIM_DMABURST_BASEADDR_CCR4

#define LL_TIM_DMABURST_BASEADDR_BDTR

#define LL_TIM_DMABURST_LENGTH_1TRANSFER

#define LL_TIM_DMABURST_LENGTH_2TRANSFERS

#define LL_TIM_DMABURST_LENGTH_3TRANSFERS

#define LL_TIM_DMABURST_LENGTH_4TRANSFERS

#define LL_TIM_DMABURST_LENGTH_5TRANSFERS

#define LL_TIM_DMABURST_LENGTH_6TRANSFERS

#define LL_TIM_DMABURST_LENGTH_7TRANSFERS

#define LL_TIM_DMABURST_LENGTH_8TRANSFERS

#define LL_TIM_DMABURST_LENGTH_9TRANSFERS

#define LL_TIM_DMABURST_LENGTH_10TRANSFERS

#define LL_TIM_DMABURST_LENGTH_11TRANSFERS

#define LL_TIM_DMABURST_LENGTH_12TRANSFERS

#define LL_TIM_DMABURST_LENGTH_13TRANSFERS

#define LL_TIM_DMABURST_LENGTH_14TRANSFERS

#define LL_TIM_DMABURST_LENGTH_15TRANSFERS

#define LL_TIM_DMABURST_LENGTH_16TRANSFERS

#define LL_TIM_DMABURST_LENGTH_17TRANSFERS

#define LL_TIM_DMABURST_LENGTH_18TRANSFERS

#define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO

#define LL_TIM_TIM2_ITR1_RMP_ETH_PTP

#define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF

#define LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF

#define LL_TIM_TIM5_TI4_RMP_GPIO

#define LL_TIM_TIM5_TI4_RMP_LSI

#define LL_TIM_TIM5_TI4_RMP_LSE

#define LL_TIM_TIM5_TI4_RMP_RTC

#define LL_TIM_TIM11_TI1_RMP_GPIO

#define LL_TIM_TIM11_TI1_RMP_SPDIFRX

#define LL_TIM_TIM11_TI1_RMP_GPIO1

#define LL_TIM_TIM11_TI1_RMP_GPIO2

#define LL_TIM_TIM11_TI1_RMP_HSE_RTC

#define LL_TIM_LPTIM_REMAP_MASK

#define LL_TIM_TIM9_ITR1_RMP_TIM3_TRGO

#define LL_TIM_TIM9_ITR1_RMP_LPTIM

#define LL_TIM_TIM5_ITR1_RMP_TIM3_TRGO

#define LL_TIM_TIM5_ITR1_RMP_LPTIM

#define LL_TIM_TIM1_ITR2_RMP_TIM3_TRGO

#define LL_TIM_TIM1_ITR2_RMP_LPTIM

Exported macro

#define LL_TIM_WriteReg

#define LL_TIM_ReadReg

LL_TIM_EnableCounter(TIM_TypeDef *)

LL_TIM_DisableCounter(TIM_TypeDef *)

LL_TIM_IsEnabledCounter(const TIM_TypeDef *)

LL_TIM_EnableUpdateEvent(TIM_TypeDef *)

LL_TIM_DisableUpdateEvent(TIM_TypeDef *)

LL_TIM_IsEnabledUpdateEvent(const TIM_TypeDef *)

LL_TIM_SetUpdateSource(TIM_TypeDef *, uint32_t)

LL_TIM_GetUpdateSource(const TIM_TypeDef *)

LL_TIM_SetOnePulseMode(TIM_TypeDef *, uint32_t)

LL_TIM_GetOnePulseMode(const TIM_TypeDef *)

LL_TIM_SetCounterMode(TIM_TypeDef *, uint32_t)

LL_TIM_GetCounterMode(const TIM_TypeDef *)

LL_TIM_EnableARRPreload(TIM_TypeDef *)

LL_TIM_DisableARRPreload(TIM_TypeDef *)

LL_TIM_IsEnabledARRPreload(const TIM_TypeDef *)

LL_TIM_SetClockDivision(TIM_TypeDef *, uint32_t)

LL_TIM_GetClockDivision(const TIM_TypeDef *)

LL_TIM_SetCounter(TIM_TypeDef *, uint32_t)

LL_TIM_GetCounter(const TIM_TypeDef *)

LL_TIM_GetDirection(const TIM_TypeDef *)

LL_TIM_SetPrescaler(TIM_TypeDef *, uint32_t)

LL_TIM_GetPrescaler(const TIM_TypeDef *)

LL_TIM_SetAutoReload(TIM_TypeDef *, uint32_t)

LL_TIM_GetAutoReload(const TIM_TypeDef *)

LL_TIM_SetRepetitionCounter(TIM_TypeDef *, uint32_t)

LL_TIM_GetRepetitionCounter(const TIM_TypeDef *)

LL_TIM_CC_EnablePreload(TIM_TypeDef *)

LL_TIM_CC_DisablePreload(TIM_TypeDef *)

LL_TIM_CC_IsEnabledPreload(const TIM_TypeDef *)

LL_TIM_CC_SetUpdate(TIM_TypeDef *, uint32_t)

LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *, uint32_t)

LL_TIM_CC_GetDMAReqTrigger(const TIM_TypeDef *)

LL_TIM_CC_SetLockLevel(TIM_TypeDef *, uint32_t)

LL_TIM_CC_EnableChannel(TIM_TypeDef *, uint32_t)

LL_TIM_CC_DisableChannel(TIM_TypeDef *, uint32_t)

LL_TIM_CC_IsEnabledChannel(const TIM_TypeDef *, uint32_t)

LL_TIM_OC_ConfigOutput(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_OC_SetMode(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_OC_GetMode(const TIM_TypeDef *, uint32_t)

LL_TIM_OC_SetPolarity(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_OC_GetPolarity(const TIM_TypeDef *, uint32_t)

LL_TIM_OC_SetIdleState(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_OC_GetIdleState(const TIM_TypeDef *, uint32_t)

LL_TIM_OC_EnableFast(TIM_TypeDef *, uint32_t)

LL_TIM_OC_DisableFast(TIM_TypeDef *, uint32_t)

LL_TIM_OC_IsEnabledFast(const TIM_TypeDef *, uint32_t)

LL_TIM_OC_EnablePreload(TIM_TypeDef *, uint32_t)

LL_TIM_OC_DisablePreload(TIM_TypeDef *, uint32_t)

LL_TIM_OC_IsEnabledPreload(const TIM_TypeDef *, uint32_t)

LL_TIM_OC_EnableClear(TIM_TypeDef *, uint32_t)

LL_TIM_OC_DisableClear(TIM_TypeDef *, uint32_t)

LL_TIM_OC_IsEnabledClear(const TIM_TypeDef *, uint32_t)

LL_TIM_OC_SetDeadTime(TIM_TypeDef *, uint32_t)

LL_TIM_OC_SetCompareCH1(TIM_TypeDef *, uint32_t)

LL_TIM_OC_SetCompareCH2(TIM_TypeDef *, uint32_t)

LL_TIM_OC_SetCompareCH3(TIM_TypeDef *, uint32_t)

LL_TIM_OC_SetCompareCH4(TIM_TypeDef *, uint32_t)

LL_TIM_OC_GetCompareCH1(const TIM_TypeDef *)

LL_TIM_OC_GetCompareCH2(const TIM_TypeDef *)

LL_TIM_OC_GetCompareCH3(const TIM_TypeDef *)

LL_TIM_OC_GetCompareCH4(const TIM_TypeDef *)

LL_TIM_IC_Config(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_IC_SetActiveInput(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_IC_GetActiveInput(const TIM_TypeDef *, uint32_t)

LL_TIM_IC_SetPrescaler(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_IC_GetPrescaler(const TIM_TypeDef *, uint32_t)

LL_TIM_IC_SetFilter(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_IC_GetFilter(const TIM_TypeDef *, uint32_t)

LL_TIM_IC_SetPolarity(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_IC_GetPolarity(const TIM_TypeDef *, uint32_t)

LL_TIM_IC_EnableXORCombination(TIM_TypeDef *)

LL_TIM_IC_DisableXORCombination(TIM_TypeDef *)

LL_TIM_IC_IsEnabledXORCombination(const TIM_TypeDef *)

LL_TIM_IC_GetCaptureCH1(const TIM_TypeDef *)

LL_TIM_IC_GetCaptureCH2(const TIM_TypeDef *)

LL_TIM_IC_GetCaptureCH3(const TIM_TypeDef *)

LL_TIM_IC_GetCaptureCH4(const TIM_TypeDef *)

LL_TIM_EnableExternalClock(TIM_TypeDef *)

LL_TIM_DisableExternalClock(TIM_TypeDef *)

LL_TIM_IsEnabledExternalClock(const TIM_TypeDef *)

LL_TIM_SetClockSource(TIM_TypeDef *, uint32_t)

LL_TIM_SetEncoderMode(TIM_TypeDef *, uint32_t)

LL_TIM_SetTriggerOutput(TIM_TypeDef *, uint32_t)

LL_TIM_SetSlaveMode(TIM_TypeDef *, uint32_t)

LL_TIM_SetTriggerInput(TIM_TypeDef *, uint32_t)

LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *)

LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *)

LL_TIM_IsEnabledMasterSlaveMode(const TIM_TypeDef *)

LL_TIM_ConfigETR(TIM_TypeDef *, uint32_t, uint32_t, uint32_t)

LL_TIM_EnableBRK(TIM_TypeDef *)

LL_TIM_DisableBRK(TIM_TypeDef *)

LL_TIM_ConfigBRK(TIM_TypeDef *, uint32_t)

LL_TIM_SetOffStates(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_EnableAutomaticOutput(TIM_TypeDef *)

LL_TIM_DisableAutomaticOutput(TIM_TypeDef *)

LL_TIM_IsEnabledAutomaticOutput(const TIM_TypeDef *)

LL_TIM_EnableAllOutputs(TIM_TypeDef *)

LL_TIM_DisableAllOutputs(TIM_TypeDef *)

LL_TIM_IsEnabledAllOutputs(const TIM_TypeDef *)

LL_TIM_ConfigDMABurst(TIM_TypeDef *, uint32_t, uint32_t)

LL_TIM_SetRemap(TIM_TypeDef *, uint32_t)

LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *)

LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *)

LL_TIM_ClearFlag_CC1(TIM_TypeDef *)

LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *)

LL_TIM_ClearFlag_CC2(TIM_TypeDef *)

LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *)

LL_TIM_ClearFlag_CC3(TIM_TypeDef *)

LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *)

LL_TIM_ClearFlag_CC4(TIM_TypeDef *)

LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *)

LL_TIM_ClearFlag_COM(TIM_TypeDef *)

LL_TIM_IsActiveFlag_COM(const TIM_TypeDef *)

LL_TIM_ClearFlag_TRIG(TIM_TypeDef *)

LL_TIM_IsActiveFlag_TRIG(const TIM_TypeDef *)

LL_TIM_ClearFlag_BRK(TIM_TypeDef *)

LL_TIM_IsActiveFlag_BRK(const TIM_TypeDef *)

LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *)

LL_TIM_IsActiveFlag_CC1OVR(const TIM_TypeDef *)

LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *)

LL_TIM_IsActiveFlag_CC2OVR(const TIM_TypeDef *)

LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *)

LL_TIM_IsActiveFlag_CC3OVR(const TIM_TypeDef *)

LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *)

LL_TIM_IsActiveFlag_CC4OVR(const TIM_TypeDef *)

LL_TIM_EnableIT_UPDATE(TIM_TypeDef *)

LL_TIM_DisableIT_UPDATE(TIM_TypeDef *)

LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *)

LL_TIM_EnableIT_CC1(TIM_TypeDef *)

LL_TIM_DisableIT_CC1(TIM_TypeDef *)

LL_TIM_IsEnabledIT_CC1(const TIM_TypeDef *)

LL_TIM_EnableIT_CC2(TIM_TypeDef *)

LL_TIM_DisableIT_CC2(TIM_TypeDef *)

LL_TIM_IsEnabledIT_CC2(const TIM_TypeDef *)

LL_TIM_EnableIT_CC3(TIM_TypeDef *)

LL_TIM_DisableIT_CC3(TIM_TypeDef *)

LL_TIM_IsEnabledIT_CC3(const TIM_TypeDef *)

LL_TIM_EnableIT_CC4(TIM_TypeDef *)

LL_TIM_DisableIT_CC4(TIM_TypeDef *)

LL_TIM_IsEnabledIT_CC4(const TIM_TypeDef *)

LL_TIM_EnableIT_COM(TIM_TypeDef *)

LL_TIM_DisableIT_COM(TIM_TypeDef *)

LL_TIM_IsEnabledIT_COM(const TIM_TypeDef *)

LL_TIM_EnableIT_TRIG(TIM_TypeDef *)

LL_TIM_DisableIT_TRIG(TIM_TypeDef *)

LL_TIM_IsEnabledIT_TRIG(const TIM_TypeDef *)

LL_TIM_EnableIT_BRK(TIM_TypeDef *)

LL_TIM_DisableIT_BRK(TIM_TypeDef *)

LL_TIM_IsEnabledIT_BRK(const TIM_TypeDef *)

LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *)

LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *)

LL_TIM_IsEnabledDMAReq_UPDATE(const TIM_TypeDef *)

LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *)

LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *)

LL_TIM_IsEnabledDMAReq_CC1(const TIM_TypeDef *)

LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *)

LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *)

LL_TIM_IsEnabledDMAReq_CC2(const TIM_TypeDef *)

LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *)

LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *)

LL_TIM_IsEnabledDMAReq_CC3(const TIM_TypeDef *)

LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *)

LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *)

LL_TIM_IsEnabledDMAReq_CC4(const TIM_TypeDef *)

LL_TIM_EnableDMAReq_COM(TIM_TypeDef *)

LL_TIM_DisableDMAReq_COM(TIM_TypeDef *)

LL_TIM_IsEnabledDMAReq_COM(const TIM_TypeDef *)

LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *)

LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *)

LL_TIM_IsEnabledDMAReq_TRIG(const TIM_TypeDef *)

LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *)

LL_TIM_GenerateEvent_CC1(TIM_TypeDef *)

LL_TIM_GenerateEvent_CC2(TIM_TypeDef *)

LL_TIM_GenerateEvent_CC3(TIM_TypeDef *)

LL_TIM_GenerateEvent_CC4(TIM_TypeDef *)

LL_TIM_GenerateEvent_COM(TIM_TypeDef *)

LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *)

LL_TIM_GenerateEvent_BRK(TIM_TypeDef *)

LL_TIM_DeInit(const TIM_TypeDef *);

LL_TIM_StructInit(LL_TIM_InitTypeDef *);

LL_TIM_Init(TIM_TypeDef *, const LL_TIM_InitTypeDef *);

LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *);

LL_TIM_OC_Init(TIM_TypeDef *, uint32_t, const LL_TIM_OC_InitTypeDef *);

LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *);

LL_TIM_IC_Init(TIM_TypeDef *, uint32_t, const LL_TIM_IC_InitTypeDef *);

LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *);

LL_TIM_ENCODER_Init(TIM_TypeDef *, const LL_TIM_ENCODER_InitTypeDef *);

LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *);

LL_TIM_HALLSENSOR_Init(TIM_TypeDef *, const LL_TIM_HALLSENSOR_InitTypeDef *);

LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *);

LL_TIM_BDTR_Init(TIM_TypeDef *, const LL_TIM_BDTR_InitTypeDef *);

Files

SourceVuSTM32 Libraries and SamplesHALInc/stm32f4xx_ll_tim.h

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

532

533

534

535

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

554

555

556

557

558

559

560

561

562

563

564

565

566

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

586

587

588

589

590

591

592

593

594

595

596

597

598

599

600

601

602

603

604

605

606

607

608

609

610

611

612

613

614

615

616

617

618

619

620

621

622

623

624

625

626

627

628

629

630

631

632

633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648

649

650

651

652

653

654

655

656

657

658

659

660

661

662

663

664

665

666

667

668

669

670

671

672

673

674

675

676

677

678

679

680

681

682

683

684

685

686

687

688

689

690

691

692

693

694

695

696

697

698

699

700

701

702

703

704

705

706

707

708

709

710

711

712

713

714

715

716

717

718

719

720

721

722

723

724

725

726

727

728

729

730

731

732

733

734

735

736

737

738

739

740

741

742

743

744

745

746

747

748

749

750

751

752

753

754

755

756

757

758

759

760

761

762

763

764

765

766

767

768

769

770

771

772

773

774

775

776

777

778

779

780

781

782

783

784

785

786

787

788

789

790

791

792

793

794

795

796

797

798

799

800

801

802

803

804

805

806

807

808

809

810

811

812

813

814

815

816

817

818

819

820

821

822

823

824

825

826

827

828

829

830

831

832

833

834

835

836

837

838

839

840

841

842

843

844

845

846

847

848

849

850

851

852

853

854

855

856

857

858

859

860

861

862

863

864

865

866

867

868

869

870

871

872

873

874

875

876

877

878

879

880

881

882

883

884

885

886

887

888

889

890

891

892

893

894

895

896

897

898

899

900

901

902

903

904

905

906

907

908

909

910

911

912

913

914

915

916

917

918

919

920

921

922

923

924

925

926

927

928

929

930

931

932

933

934

935

936

937

938

939

940

941

942

943

944

945

946

947

948

949

950

951

952

953

954

955

956

957

958

959

960

961

962

963

964

965

966

967

968

969

970

971

972

973

974

975

976

977

978

979

980

981

982

983

984

985

986

987

988

989

990

991

992

993

994

995

996

997

998

999

1000

1001

1002

1003

1004

1005

1006

1007

1008

1009

1010

1011

1012

1013

1014

1015

1016

1017

1018

1019

1020

1021

1022

1023

1024

1025

1026

1027

1028

1029

1030

1031

1032

1033

1034

1035

1036

1037

1038

1039

1040

1041

1042

1043

1044

1045

1046

1047

1048

1049

1050

1051

1052

1053

1054

1055

1056

1057

1058

1059

1060

1061

1062

1063

1064

1065

1066

1067

1068

1069

1070

1071

1072

1073

1074

1075

1076

1077

1078

1079

1080

1081

1082

1083

1084

1085

1086

1087

1088

1089

1090

1091

1092

1093

1094

1095

1096

1097

1098

1099

1100

1101

1102

1103

1104

1105

1106

1107

1108

1109

1110

1111

1112

1113

1114

1115

1116

1117

1118

1119

1120

1121

1122

1123

1124

1125

1126

1127

1128

1129

1130

1131

1132

1133

1134

1135

1136

1137

1138

1139

1140

1141

1142

1143

1144

1145

1146

1147

1148

1149

1150

1151

1152

1153

1154

1155

1156

1157

1158

1159

1160

1161

1162

1163

1164

1165

1166

1167

1168

1169

1170

1171

1172

1173

1174

1175

1176

1177

1178

1179

1180

1181

1182

1183

1184

1185

1186

1187

1188

1189

1190

1191

1192

1193

1194

1195

1196

1197

1198

1199

1200

1201

1202

1203

1204

1205

1206

1207

1208

1209

1210

1211

1212

1213

1214

1215

1216

1217

1218

1219

1220

1221

1222

1223

1224

1225

1226

1227

1228

1229

1230

1231

1232

1233

1234

1235

1236

1237

1238

1239

1240

1241

1242

1243

1244

1245

1246

1247

1248

1249

1250

1251

1252

1253

1254

1255

1256

1257

1258

1259

1260

1261

1262

1263

1264

1265

1266

1267

1268

1269

1270

1271

1272

1273

1274

1275

1276

1277

1278

1279

1280

1281

1282

1283

1284

1285

1286

1287

1288

1289

1290

1291

1292

1293

1294

1295

1296

1297

1298

1299

1300

1301

1302

1303

1304

1305

1306

1307

1308

1309

1310

1311

1312

1313

1314

1315

1316

1317

1318

1319

1320

1321

1322

1323

1324

1325

1326

1327

1328

1329

1330

1331

1332

1333

1334

1335

1336

1337

1338

1339

1340

1341

1342

1343

1344

1345

1346

1347

1348

1349

1350

1351

1352

1353

1354

1355

1356

1357

1358

1359

1360

1361

1362

1363

1364

1365

1366

1367

1368

1369

1370

1371

1372

1373

1374

1375

1376

1377

1378

1379

1380

1381

1382

1383

1384

1385

1386

1387

1388

1389

1390

1391

1392

1393

1394

1395

1396

1397

1398

1399

1400

1401

1402

1403

1404

1405

1406

1407

1408

1409

1410

1411

1412

1413

1414

1415

1416

1417

1418

1419

1420

1421

1422

1423

1424

1425

1426

1427

1428

1429

1430

1431

1432

1433

1434

1435

1436

1437

1438

1439

1440

1441

1442

1443

1444

1445

1446

1447

1448

1449

1450

1451

1452

1453

1454

1455

1456

1457

1458

1459

1460

1461

1462

1463

1464

1465

1466

1467

1468

1469

1470

1471

1472

1473

1474

1475

1476

1477

1478

1479

1480

1481

1482

1483

1484

1485

1486

1487

1488

1489

1490

1491

1492

1493

1494

1495

1496

1497

1498

1499

1500

1501

1502

1503

1504

1505

1506

1507

1508

1509

1510

1511

1512

1513

1514

1515

1516

1517

1518

1519

1520

1521

1522

1523

1524

1525

1526

1527

1528

1529

1530

1531

1532

1533

1534

1535

1536

1537

1538

1539

1540

1541

1542

1543

1544

1545

1546

1547

1548

1549

1550

1551

1552

1553

1554

1555

1556

1557

1558

1559

1560

1561

1562

1563

1564

1565

1566

1567

1568

1569

1570

1571

1572

1573

1574

1575

1576

1577

1578

1579

1580

1581

1582

1583

1584

1585

1586

1587

1588

1589

1590

1591

1592

1593

1594

1595

1596

1597

1598

1599

1600

1601

1602

1603

1604

1605

1606

1607

1608

1609

1610

1611

1612

1613

1614

1615

1616

1617

1618

1619

1620

1621

1622

1623

1624

1625

1626

1627

1628

1629

1630

1631

1632

1633

1634

1635

1636

1637

1638

1639

1640

1641

1642

1643

1644

1645

1646

1647

1648

1649

1650

1651

1652

1653

1654

1655

1656

1657

1658

1659

1660

1661

1662

1663

1664

1665

1666

1667

1668

1669

1670

1671

1672

1673

1674

1675

1676

1677

1678

1679

1680

1681

1682

1683

1684

1685

1686

1687

1688

1689

1690

1691

1692

1693

1694

1695

1696

1697

1698

1699

1700

1701

1702

1703

1704

1705

1706

1707

1708

1709

1710

1711

1712

1713

1714

1715

1716

1717

1718

1719

1720

1721

1722

1723

1724

1725

1726

1727

1728

1729

1730

1731

1732

1733

1734

1735

1736

1737

1738

1739

1740

1741

1742

1743

1744

1745

1746

1747

1748

1749

1750

1751

1752

1753

1754

1755

1756

1757

1758

1759

1760

1761

1762

1763

1764

1765

1766

1767

1768

1769

1770

1771

1772

1773

1774

1775

1776

1777

1778

1779

1780

1781

1782

1783

1784

1785

1786

1787

1788

1789

1790

1791

1792

1793

1794

1795

1796

1797

1798

1799

1800

1801

1802

1803

1804

1805

1806

1807

1808

1809

1810

1811

1812

1813

1814

1815

1816

1817

1818

1819

1820

1821

1822

1823

1824

1825

1826

1827

1828

1829

1830

1831

1832

1833

1834

1835

1836

1837

1838

1839

1840

1841

1842

1843

1844

1845

1846

1847

1848

1849

1850

1851

1852

1853

1854

1855

1856

1857

1858

1859

1860

1861

1862

1863

1864

1865

1866

1867

1868

1869

1870

1871

1872

1873

1874

1875

1876

1877

1878

1879

1880

1881

1882

1883

1884

1885

1886

1887

1888

1889

1890

1891

1892

1893

1894

1895

1896

1897

1898

1899

1900

1901

1902

1903

1904

1905

1906

1907

1908

1909

1910

1911

1912

1913

1914

1915

1916

1917

1918

1919

1920

1921

1922

1923

1924

1925

1926

1927

1928

1929

1930

1931

1932

1933

1934

1935

1936

1937

1938

1939

1940

1941

1942

1943

1944

1945

1946

1947

1948

1949

1950

1951

1952

1953

1954

1955

1956

1957

1958

1959

1960

1961

1962

1963

1964

1965

1966

1967

1968

1969

1970

1971

1972

1973

1974

1975

1976

1977

1978

1979

1980

1981

1982

1983

1984

1985

1986

1987

1988

1989

1990

1991

1992

1993

1994

1995

1996

1997

1998

1999

2000

2001

2002

2003

2004

2005

2006

2007

2008

2009

2010

2011

2012

2013

2014

2015

2016

2017

2018

2019

2020

2021

2022

2023

2024

2025

2026

2027

2028

2029

2030

2031

2032

2033

2034

2035

2036

2037

2038

2039

2040

2041

2042

2043

2044

2045

2046

2047

2048

2049

2050

2051

2052

2053

2054

2055

2056

2057

2058

2059

2060

2061

2062

2063

2064

2065

2066

2067

2068

2069

2070

2071

2072

2073

2074

2075

2076

2077

2078

2079

2080

2081

2082

2083

2084

2085

2086

2087

2088

2089

2090

2091

2092

2093

2094

2095

2096

2097

2098

2099

2100

2101

2102

2103

2104

2105

2106

2107

2108

2109

2110

2111

2112

2113

2114

2115

2116

2117

2118

2119

2120

2121

2122

2123

2124

2125

2126

2127

2128

2129

2130

2131

2132

2133

2134

2135

2136

2137

2138

2139

2140

2141

2142

2143

2144

2145

2146

2147

2148

2149

2150

2151

2152

2153

2154

2155

2156

2157

2158

2159

2160

2161

2162

2163

2164

2165

2166

2167

2168

2169

2170

2171

2172

2173

2174

2175

2176

2177

2178

2179

2180

2181

2182

2183

2184

2185

2186

2187

2188

2189

2190

2191

2192

2193

2194

2195

2196

2197

2198

2199

2200

2201

2202

2203

2204

2205

2206

2207

2208

2209

2210

2211

2212

2213

2214

2215

2216

2217

2218

2219

2220

2221

2222

2223

2224

2225

2226

2227

2228

2229

2230

2231

2232

2233

2234

2235

2236

2237

2238

2239

2240

2241

2242

2243

2244

2245

2246

2247

2248

2249

2250

2251

2252

2253

2254

2255

2256

2257

2258

2259

2260

2261

2262

2263

2264

2265

2266

2267

2268

2269

2270

2271

2272

2273

2274

2275

2276

2277

2278

2279

2280

2281

2282

2283

2284

2285

2286

2287

2288

2289

2290

2291

2292

2293

2294

2295

2296

2297

2298

2299

2300

2301

2302

2303

2304

2305

2306

2307

2308

2309

2310

2311

2312

2313

2314

2315

2316

2317

2318

2319

2320

2321

2322

2323

2324

2325

2326

2327

2328

2329

2330

2331

2332

2333

2334

2335

2336

2337

2338

2339

2340

2341

2342

2343

2344

2345

2346

2347

2348

2349

2350

2351

2352

2353

2354

2355

2356

2357

2358

2359

2360

2361

2362

2363

2364

2365

2366

2367

2368

2369

2370

2371

2372

2373

2374

2375

2376

2377

2378

2379

2380

2381

2382

2383

2384

2385

2386

2387

2388

2389

2390

2391

2392

2393

2394

2395

2396

2397

2398

2399

2400

2401

2402

2403

2404

2405

2406

2407

2408

2409

2410

2411

2412

2413

2414

2415

2416

2417

2418

2419

2420

2421

2422

2423

2424

2425

2426

2427

2428

2429

2430

2431

2432

2433

2434

2435

2436

2437

2438

2439

2440

2441

2442

2443

2444

2445

2446

2447

2448

2449

2450

2451

2452

2453

2454

2455

2456

2457

2458

2459

2460

2461

2462

2463

2464

2465

2466

2467

2468

2469

2470

2471

2472

2473

2474

2475

2476

2477

2478

2479

2480

2481

2482

2483

2484

2485

2486

2487

2488

2489

2490

2491

2492

2493

2494

2495

2496

2497

2498

2499

2500

2501

2502

2503

2504

2505

2506

2507

2508

2509

2510

2511

2512

2513

2514

2515

2516

2517

2518

2519

2520

2521

2522

2523

2524

2525

2526

2527

2528

2529

2530

2531

2532

2533

2534

2535

2536

2537

2538

2539

2540

2541

2542

2543

2544

2545

2546

2547

2548

2549

2550

2551

2552

2553

2554

2555

2556

2557

2558

2559

2560

2561

2562

2563

2564

2565

2566

2567

2568

2569

2570

2571

2572

2573

2574

2575

2576

2577

2578

2579

2580

2581

2582

2583

2584

2585

2586

2587

2588

2589

2590

2591

2592

2593

2594

2595

2596

2597

2598

2599

2600

2601

2602

2603

2604

2605

2606

2607

2608

2609

2610

2611

2612

2613

2614

2615

2616

2617

2618

2619

2620

2621

2622

2623

2624

2625

2626

2627

2628

2629

2630

2631

2632

2633

2634

2635

2636

2637

2638

2639

2640

2641

2642

2643

2644

2645

2646

2647

2648

2649

2650

2651

2652

2653

2654

2655

2656

2657

2658

2659

2660

2661

2662

2663

2664

2665

2666

2667

2668

2669

2670

2671

2672

2673

2674

2675

2676

2677

2678

2679

2680

2681

2682

2683

2684

2685

2686

2687

2688

2689

2690

2691

2692

2693

2694

2695

2696

2697

2698

2699

2700

2701

2702

2703

2704

2705

2706

2707

2708

2709

2710

2711

2712

2713

2714

2715

2716

2717

2718

2719

2720

2721

2722

2723

2724

2725

2726

2727

2728

2729

2730

2731

2732

2733

2734

2735

2736

2737

2738

2739

2740

2741

2742

2743

2744

2745

2746

2747

2748

2749

2750

2751

2752

2753

2754

2755

2756

2757

2758

2759

2760

2761

2762

2763

2764

2765

2766

2767

2768

2769

2770

2771

2772

2773

2774

2775

2776

2777

2778

2779

2780

2781

2782

2783

2784

2785

2786

2787

2788

2789

2790

2791

2792

2793

2794

2795

2796

2797

2798

2799

2800

2801

2802

2803

2804

2805

2806

2807

2808

2809

2810

2811

2812

2813

2814

2815

2816

2817

2818

2819

2820

2821

2822

2823

2824

2825

2826

2827

2828

2829

2830

2831

2832

2833

2834

2835

2836

2837

2838

2839

2840

2841

2842

2843

2844

2845

2846

2847

2848

2849

2850

2851

2852

2853

2854

2855

2856

2857

2858

2859

2860

2861

2862

2863

2864

2865

2866

2867

2868

2869

2870

2871

2872

2873

2874

2875

2876

2877

2878

2879

2880

2881

2882

2883

2884

2885

2886

2887

2888

2889

2890

2891

2892

2893

2894

2895

2896

2897

2898

2899

2900

2901

2902

2903

2904

2905

2906

2907

2908

2909

2910

2911

2912

2913

2914

2915

2916

2917

2918

2919

2920

2921

2922

2923

2924

2925

2926

2927

2928

2929

2930

2931

2932

2933

2934

2935

2936

2937

2938

2939

2940

2941

2942

2943

2944

2945

2946

2947

2948

2949

2950

2951

2952

2953

2954

2955

2956

2957

2958

2959

2960

2961

2962

2963

2964

2965

2966

2967

2968

2969

2970

2971

2972

2973

2974

2975

2976

2977

2978

2979

2980

2981

2982

2983

2984

2985

2986

2987

2988

2989

2990

2991

2992

2993

2994

2995

2996

2997

2998

2999

3000

3001

3002

3003

3004

3005

3006

3007

3008

3009

3010

3011

3012

3013

3014

3015

3016

3017

3018

3019

3020

3021

3022

3023

3024

3025

3026

3027

3028

3029

3030

3031

3032

3033

3034

3035

3036

3037

3038

3039

3040

3041

3042

3043

3044

3045

3046

3047

3048

3049

3050

3051

3052

3053

3054

3055

3056

3057

3058

3059

3060

3061

3062

3063

3064

3065

3066

3067

3068

3069

3070

3071

3072

3073

3074

3075

3076

3077

3078

3079

3080

3081

3082

3083

3084

3085

3086

3087

3088

3089

3090

3091

3092

3093

3094

3095

3096

3097

3098

3099

3100

3101

3102

3103

3104

3105

3106

3107

3108

3109

3110

3111

3112

3113

3114

3115

3116

3117

3118

3119

3120

3121

3122

3123

3124

3125

3126

3127

3128

3129

3130

3131

3132

3133

3134

3135

3136

3137

3138

3139

3140

3141

3142

3143

3144

3145

3146

3147

3148

3149

3150

3151

3152

3153

3154

3155

3156

3157

3158

3159

3160

3161

3162

3163

3164

3165

3166

3167

3168

3169

3170

3171

3172

3173

3174

3175

3176

3177

3178

3179

3180

3181

3182

3183

3184

3185

3186

3187

3188

3189

3190

3191

3192

3193

3194

3195

3196

3197

3198

3199

3200

3201

3202

3203

3204

3205

3206

3207

3208

3209

3210

3211

3212

3213

3214

3215

3216

3217

3218

3219

3220

3221

3222

3223

3224

3225

3226

3227

3228

3229

3230

3231

3232

3233

3234

3235

3236

3237

3238

3239

3240

3241

3242

3243

3244

3245

3246

3247

3248

3249

3250

3251

3252

3253

3254

3255

3256

3257

3258

3259

3260

3261

3262

3263

3264

3265

3266

3267

3268

3269

3270

3271

3272

3273

3274

3275

3276

3277

3278

3279

3280

3281

3282

3283

3284

3285

3286

3287

3288

3289

3290

3291

3292

3293

3294

3295

3296

3297

3298

3299

3300

3301

3302

3303

3304

3305

3306

3307

3308

3309

3310

3311

3312

3313

3314

3315

3316

3317

3318

3319

3320

3321

3322

3323

3324

3325

3326

3327

3328

3329

3330

3331

3332

3333

3334

3335

3336

3337

3338

3339

3340

3341

3342

3343

3344

3345

3346

3347

3348

3349

3350

3351

3352

3353

3354

3355

3356

3357

3358

3359

3360

3361

3362

3363

3364

3365

3366

3367

3368

3369

3370

3371

3372

3373

3374

3375

3376

3377

3378

3379

3380

3381

3382

3383

3384

3385

3386

3387

3388

3389

3390

3391

3392

3393

3394

3395

3396

3397

3398

3399

3400

3401

3402

3403

3404

3405

3406

3407

3408

3409

3410

3411

3412

3413

3414

3415

3416

3417

3418

3419

3420

3421

3422

3423

3424

3425

3426

3427

3428

3429

3430

3431

3432

3433

3434

3435

3436

3437

3438

3439

3440

3441

3442

3443

3444

3445

3446

3447

3448

3449

3450

3451

3452

3453

3454

3455

3456

3457

3458

3459

3460

3461

3462

3463

3464

3465

3466

3467

3468

3469

3470

3471

3472

3473

3474

3475

3476

3477

3478

3479

3480

3481

3482

3483

3484

3485

3486

3487

3488

3489

3490

3491

3492

3493

3494

3495

3496

3497

3498

3499

3500

3501

3502

3503

3504

3505

3506

3507

3508

3509

3510

3511

3512

3513

3514

3515

3516

3517

3518

3519

3520

3521

3522

3523

3524

3525

3526

3527

3528

3529

3530

3531

3532

3533

3534

3535

3536

3537

3538

3539

3540

3541

3542

3543

3544

3545

3546

3547

3548

3549

3550

3551

3552

3553

3554

3555

3556

3557

3558

3559

3560

3561

3562

3563

3564

3565

3566

3567

3568

3569

3570

3571

3572

3573

3574

3575

3576

3577

3578

3579

3580

3581

3582

3583

3584

3585

3586

3587

3588

3589

3590

3591

3592

3593

3594

3595

3596

3597

3598

3599

3600

3601

3602

3603

3604

3605

3606

3607

3608

3609

3610

3611

3612

3613

3614

3615

3616

3617

3618

3619

3620

3621

3622

3623

3624

3625

3626

3627

3628

3629

3630

3631

3632

3633

3634

3635

3636

3637

3638

3639

3640

3641

3642

3643

3644

3645

3646

3647

3648

3649

3650

3651

3652

3653

3654

3655

3656

3657

3658

3659

3660

3661

3662

3663

3664

3665

3666

3667

3668

3669

3670

3671

3672

3673

3674

3675

3676

3677

3678

3679

3680

3681

3682

3683

3684

3685

3686

3687

3688

3689

3690

3691

3692

3693

3694

3695

3696

3697

3698

3699

3700

3701

3702

3703

3704

3705

3706

3707

3708

3709

3710

3711

3712

3713

3714

3715

3716

3717

3718

3719

3720

3721

3722

3723

3724

3725

3726

3727

3728

3729

3730

3731

3732

3733

3734

3735

3736

3737

3738

3739

3740

3741

3742

3743

3744

3745

3746

3747

3748

3749

3750

3751

3752

3753

3754

3755

3756

3757

3758

3759

3760

3761

3762

3763

3764

3765

3766

3767

3768

3769

3770

3771

3772

3773

3774

3775

3776

3777

3778

3779

3780

3781

3782

3783

3784

3785

3786

3787

3788

3789

3790

3791

3792

3793

3794

3795

3796

3797

3798

3799

3800

3801

3802

3803

3804

3805

3806

3807

3808

3809

3810

3811

3812

3813

3814

3815

3816

3817

3818

3819

3820

3821

3822

3823

3824

3825

3826

3827

3828

3829

3830

3831

3832

3833

3834

3835

3836

3837

3838

3839

3840

3841

3842

3843

3844

3845

3846

3847

3848

3849

3850

3851

3852

3853

3854

3855

3856

3857

3858

3859

3860

3861

3862

3863

3864

3865

3866

3867

3868

3869

3870

3871

3872

3873

3874

3875

3876

3877

3878

3879

3880

3881

3882

3883

3884

3885

3886

3887

3888

3889

3890

3891

3892

3893

3894

3895

3896

3897

3898

3899

3900

3901

3902

3903

3904

3905

3906

3907

3908

3909

3910

3911

3912

3913

3914

3915

3916

3917

3918

3919

3920

3921

3922

3923

3924

3925

3926

3927

3928

3929

3930

3931

3932

3933

3934

3935

3936

3937

3938

3939

3940

3941

3942

3943

3944

3945

3946

3947

3948

3949

3950

3951

3952

3953

3954

3955

3956

3957

3958

3959

3960

3961

3962

3963

3964

3965

3966

3967

3968

3969

3970

3971

3972

3973

3974

3975

3976

3977

3978

3979

3980

3981

3982

3983

3984

3985

3986

3987

3988

3989

3990

3991

3992

3993

3994

3995

3996

3997

3998

3999

4000

4001

4002

4003

4004

4005

4006

4007

4008

4009

4010

4011

4012

4013

4014

4015

4016

4017

4018

4019

4020

4021

4022

4023

4024

4025

4026

4027

4028

4029

4030

4031

4032

4033

4034

4035

4036

4037

4038

4039

4040

4041

4042

4043

4044

4045

4046

4047

4048

4049

4050

4051

4052

4053

4054

4055

4056

4057

4058

4059

4060

4061

4062

4063

4064

4065

4066

4067

4068

4069

4070

4071

4072

4073

4074

4075

4076

4077

4078

4079

4080

4081

4082

4083

4084

4085

4086

4087

4088

4089

4090

4091

4092

4093

4094

4095

4096

/** ****************************************************************************** * @file stm32f4xx_ll_tim.h * @author MCD Application Team * @brief Header file of TIM LL module. ****************************************************************************** * @attention * * Copyright (c) 2016 STMicroelectronics. * All rights reserved. * * This software is licensed under terms that can be found in the LICENSE file * in the root directory of this software component. * If no LICENSE file comes with this software, it is provided AS-IS. * ****************************************************************************** */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM32F4xx_LL_TIM_H #define __STM32F4xx_LL_TIM_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f4xx.h" /** @addtogroup STM32F4xx_LL_Driver * @{ */ #if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM9) || defined (TIM10) || defined (TIM11) || defined (TIM12) || defined (TIM13) || defined (TIM14) /** @defgroup TIM_LL TIM * @{ */ /* Private types -------------------------------------------------------------*/ /* Private variables ---------------------------------------------------------*/ /** @defgroup TIM_LL_Private_Variables TIM Private Variables * @{ */ static const uint8_t OFFSET_TAB_CCMRx[] = { 0x00U, /* 0: TIMx_CH1 */ 0x00U, /* 1: TIMx_CH1N */ 0x00U, /* 2: TIMx_CH2 */ 0x00U, /* 3: TIMx_CH2N */ 0x04U, /* 4: TIMx_CH3 */ 0x04U, /* 5: TIMx_CH3N */ 0x04U /* 6: TIMx_CH4 */ }; static const uint8_t SHIFT_TAB_OCxx[] = { 0U, /* 0: OC1M, OC1FE, OC1PE */ 0U, /* 1: - NA */ 8U, /* 2: OC2M, OC2FE, OC2PE */ 0U, /* 3: - NA */ 0U, /* 4: OC3M, OC3FE, OC3PE */ 0U, /* 5: - NA */ 8U /* 6: OC4M, OC4FE, OC4PE */ }; static const uint8_t SHIFT_TAB_ICxx[] = { 0U, /* 0: CC1S, IC1PSC, IC1F */ 0U, /* 1: - NA */ 8U, /* 2: CC2S, IC2PSC, IC2F */ 0U, /* 3: - NA */ 0U, /* 4: CC3S, IC3PSC, IC3F */ 0U, /* 5: - NA */ 8U /* 6: CC4S, IC4PSC, IC4F */ }; static const uint8_t SHIFT_TAB_CCxP[] = { 0U, /* 0: CC1P */ 2U, /* 1: CC1NP */ 4U, /* 2: CC2P */ 6U, /* 3: CC2NP */ 8U, /* 4: CC3P */ 10U, /* 5: CC3NP */ 12U /* 6: CC4P */ }; static const uint8_t SHIFT_TAB_OISx[] = { 0U, /* 0: OIS1 */ 1U, /* 1: OIS1N */ 2U, /* 2: OIS2 */ 3U, /* 3: OIS2N */ 4U, /* 4: OIS3 */ 5U, /* 5: OIS3N */ 6U /* 6: OIS4 */ }; /** * @} */ /* Private constants ---------------------------------------------------------*/ /** @defgroup TIM_LL_Private_Constants TIM Private Constants * @{ */ /* Remap mask definitions */ #define TIMx_OR_RMP_SHIFT 16U #define TIMx_OR_RMP_MASK 0x0000FFFFU #define TIM2_OR_RMP_MASK (TIM_OR_ITR1_RMP << TIMx_OR_RMP_SHIFT) #define TIM5_OR_RMP_MASK (TIM_OR_TI4_RMP << TIMx_OR_RMP_SHIFT) #define TIM11_OR_RMP_MASK (TIM_OR_TI1_RMP << TIMx_OR_RMP_SHIFT) /* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */ #define DT_DELAY_1 ((uint8_t)0x7F) #define DT_DELAY_2 ((uint8_t)0x3F) #define DT_DELAY_3 ((uint8_t)0x1F) #define DT_DELAY_4 ((uint8_t)0x1F) /* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */ #define DT_RANGE_1 ((uint8_t)0x00) #define DT_RANGE_2 ((uint8_t)0x80) #define DT_RANGE_3 ((uint8_t)0xC0) #define DT_RANGE_4 ((uint8_t)0xE0) /** * @} */ /* Private macros ------------------------------------------------------------*/ /** @defgroup TIM_LL_Private_Macros TIM Private Macros * @{ */ /** @brief Convert channel id into channel index. * @param __CHANNEL__ This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH1N * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH2N * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH3N * @arg @ref LL_TIM_CHANNEL_CH4 * @retval none */ #define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \ (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\ ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\ ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\ ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\ ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\ ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U) /** @brief Calculate the deadtime sampling period(in ps). * @param __TIMCLK__ timer input clock frequency (in Hz). * @param __CKD__ This parameter can be one of the following values: * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 * @retval none */ #define TIM_CALC_DTS(__TIMCLK__, __CKD__) \ (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__)) : \ ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \ ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U))) /** * @} */ /* Exported types ------------------------------------------------------------*/ #if defined(USE_FULL_LL_DRIVER) /** @defgroup TIM_LL_ES_INIT TIM Exported Init structure * @{ */ /** * @brief TIM Time Base configuration structure definition. */ typedef struct { uint16_t Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF. This feature can be modified afterwards using unitary function @ref LL_TIM_SetPrescaler().*/ uint32_t CounterMode; /*!< Specifies the counter mode. This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE. This feature can be modified afterwards using unitary function @ref LL_TIM_SetCounterMode().*/ uint32_t Autoreload; /*!< Specifies the auto reload value to be loaded into the active Auto-Reload Register at the next update event. This parameter must be a number between Min_Data=0x0000 and Max_Data=0xFFFF. Some timer instances may support 32 bits counters. In that case this parameter must be a number between 0x0000 and 0xFFFFFFFF. This feature can be modified afterwards using unitary function @ref LL_TIM_SetAutoReload().*/ uint32_t ClockDivision; /*!< Specifies the clock division. This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION. This feature can be modified afterwards using unitary function @ref LL_TIM_SetClockDivision().*/ uint32_t RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter reaches zero, an update event is generated and counting restarts from the RCR value (N). This means in PWM mode that (N+1) corresponds to: - the number of PWM periods in edge-aligned mode - the number of half PWM period in center-aligned mode GP timers: this parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. Advanced timers: this parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. This feature can be modified afterwards using unitary function @ref LL_TIM_SetRepetitionCounter().*/ } LL_TIM_InitTypeDef; /** * @brief TIM Output Compare configuration structure definition. */ typedef struct { uint32_t OCMode; /*!< Specifies the output mode. This parameter can be a value of @ref TIM_LL_EC_OCMODE. This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetMode().*/ uint32_t OCState; /*!< Specifies the TIM Output Compare state. This parameter can be a value of @ref TIM_LL_EC_OCSTATE. This feature can be modified afterwards using unitary functions @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/ uint32_t OCNState; /*!< Specifies the TIM complementary Output Compare state. This parameter can be a value of @ref TIM_LL_EC_OCSTATE. This feature can be modified afterwards using unitary functions @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/ uint32_t CompareValue; /*!< Specifies the Compare value to be loaded into the Capture Compare Register. This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF. This feature can be modified afterwards using unitary function LL_TIM_OC_SetCompareCHx (x=1..6).*/ uint32_t OCPolarity; /*!< Specifies the output polarity. This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY. This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetPolarity().*/ uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY. This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetPolarity().*/ uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE. This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetIdleState().*/ uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE. This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetIdleState().*/ } LL_TIM_OC_InitTypeDef; /** * @brief TIM Input Capture configuration structure definition. */ typedef struct { uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/ uint32_t ICActiveInput; /*!< Specifies the input. This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/ uint32_t ICPrescaler; /*!< Specifies the Input Capture Prescaler. This parameter can be a value of @ref TIM_LL_EC_ICPSC. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/ uint32_t ICFilter; /*!< Specifies the input capture filter. This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/ } LL_TIM_IC_InitTypeDef; /** * @brief TIM Encoder interface configuration structure definition. */ typedef struct { uint32_t EncoderMode; /*!< Specifies the encoder resolution (x2 or x4). This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE. This feature can be modified afterwards using unitary function @ref LL_TIM_SetEncoderMode().*/ uint32_t IC1Polarity; /*!< Specifies the active edge of TI1 input. This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/ uint32_t IC1ActiveInput; /*!< Specifies the TI1 input source This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/ uint32_t IC1Prescaler; /*!< Specifies the TI1 input prescaler value. This parameter can be a value of @ref TIM_LL_EC_ICPSC. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/ uint32_t IC1Filter; /*!< Specifies the TI1 input filter. This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/ uint32_t IC2Polarity; /*!< Specifies the active edge of TI2 input. This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/ uint32_t IC2ActiveInput; /*!< Specifies the TI2 input source This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/ uint32_t IC2Prescaler; /*!< Specifies the TI2 input prescaler value. This parameter can be a value of @ref TIM_LL_EC_ICPSC. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/ uint32_t IC2Filter; /*!< Specifies the TI2 input filter. This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/ } LL_TIM_ENCODER_InitTypeDef; /** * @brief TIM Hall sensor interface configuration structure definition. */ typedef struct { uint32_t IC1Polarity; /*!< Specifies the active edge of TI1 input. This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/ uint32_t IC1Prescaler; /*!< Specifies the TI1 input prescaler value. Prescaler must be set to get a maximum counter period longer than the time interval between 2 consecutive changes on the Hall inputs. This parameter can be a value of @ref TIM_LL_EC_ICPSC. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/ uint32_t IC1Filter; /*!< Specifies the TI1 input filter. This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/ uint32_t CommutationDelay; /*!< Specifies the compare value to be loaded into the Capture Compare Register. A positive pulse (TRGO event) is generated with a programmable delay every time a change occurs on the Hall inputs. This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetCompareCH2().*/ } LL_TIM_HALLSENSOR_InitTypeDef; /** * @brief BDTR (Break and Dead Time) structure definition */ typedef struct { uint32_t OSSRState; /*!< Specifies the Off-State selection used in Run mode. This parameter can be a value of @ref TIM_LL_EC_OSSR This feature can be modified afterwards using unitary function @ref LL_TIM_SetOffStates() @note This bit-field cannot be modified as long as LOCK level 2 has been programmed. */ uint32_t OSSIState; /*!< Specifies the Off-State used in Idle state. This parameter can be a value of @ref TIM_LL_EC_OSSI This feature can be modified afterwards using unitary function @ref LL_TIM_SetOffStates() @note This bit-field cannot be modified as long as LOCK level 2 has been programmed. */ uint32_t LockLevel; /*!< Specifies the LOCK level parameters. This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL @note The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register has been written, their content is frozen until the next reset.*/ uint8_t DeadTime; /*!< Specifies the delay time between the switching-off and the switching-on of the outputs. This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF. This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetDeadTime() @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed. */ uint16_t BreakState; /*!< Specifies whether the TIM Break input is enabled or not. This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE This feature can be modified afterwards using unitary functions @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK() @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ uint32_t BreakPolarity; /*!< Specifies the TIM Break Input pin polarity. This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARITY This feature can be modified afterwards using unitary function @ref LL_TIM_ConfigBRK() @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ uint32_t AutomaticOutput; /*!< Specifies whether the TIM Automatic Output feature is enabled or not. This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTPUT_ENABLE This feature can be modified afterwards using unitary functions @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAutomaticOutput() @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ } LL_TIM_BDTR_InitTypeDef; /** * @} */ #endif /* USE_FULL_LL_DRIVER */ /* Exported constants --------------------------------------------------------*/ /** @defgroup TIM_LL_Exported_Constants TIM Exported Constants * @{ */ /** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines * @brief Flags defines which can be used with LL_TIM_ReadReg function. * @{ */ #define LL_TIM_SR_UIF TIM_SR_UIF /*!< Update interrupt flag */ #define LL_TIM_SR_CC1IF TIM_SR_CC1IF /*!< Capture/compare 1 interrupt flag */ #define LL_TIM_SR_CC2IF TIM_SR_CC2IF /*!< Capture/compare 2 interrupt flag */ #define LL_TIM_SR_CC3IF TIM_SR_CC3IF /*!< Capture/compare 3 interrupt flag */ #define LL_TIM_SR_CC4IF TIM_SR_CC4IF /*!< Capture/compare 4 interrupt flag */ #define LL_TIM_SR_COMIF TIM_SR_COMIF /*!< COM interrupt flag */ #define LL_TIM_SR_TIF TIM_SR_TIF /*!< Trigger interrupt flag */ #define LL_TIM_SR_BIF TIM_SR_BIF /*!< Break interrupt flag */ #define LL_TIM_SR_CC1OF TIM_SR_CC1OF /*!< Capture/Compare 1 overcapture flag */ #define LL_TIM_SR_CC2OF TIM_SR_CC2OF /*!< Capture/Compare 2 overcapture flag */ #define LL_TIM_SR_CC3OF TIM_SR_CC3OF /*!< Capture/Compare 3 overcapture flag */ #define LL_TIM_SR_CC4OF TIM_SR_CC4OF /*!< Capture/Compare 4 overcapture flag */ /** * @} */ #if defined(USE_FULL_LL_DRIVER) /** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable * @{ */ #define LL_TIM_BREAK_DISABLE 0x00000000U /*!< Break function disabled */ #define LL_TIM_BREAK_ENABLE TIM_BDTR_BKE /*!< Break function enabled */ /** * @} */ /** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable * @{ */ #define LL_TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U /*!< MOE can be set only by software */ #define LL_TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE /*!< MOE can be set by software or automatically at the next update event */ /** * @} */ #endif /* USE_FULL_LL_DRIVER */ /** @defgroup TIM_LL_EC_IT IT Defines * @brief IT defines which can be used with LL_TIM_ReadReg and LL_TIM_WriteReg functions. * @{ */ #define LL_TIM_DIER_UIE TIM_DIER_UIE /*!< Update interrupt enable */ #define LL_TIM_DIER_CC1IE TIM_DIER_CC1IE /*!< Capture/compare 1 interrupt enable */ #define LL_TIM_DIER_CC2IE TIM_DIER_CC2IE /*!< Capture/compare 2 interrupt enable */ #define LL_TIM_DIER_CC3IE TIM_DIER_CC3IE /*!< Capture/compare 3 interrupt enable */ #define LL_TIM_DIER_CC4IE TIM_DIER_CC4IE /*!< Capture/compare 4 interrupt enable */ #define LL_TIM_DIER_COMIE TIM_DIER_COMIE /*!< COM interrupt enable */ #define LL_TIM_DIER_TIE TIM_DIER_TIE /*!< Trigger interrupt enable */ #define LL_TIM_DIER_BIE TIM_DIER_BIE /*!< Break interrupt enable */ /** * @} */ /** @defgroup TIM_LL_EC_UPDATESOURCE Update Source * @{ */ #define LL_TIM_UPDATESOURCE_REGULAR 0x00000000U /*!< Counter overflow/underflow, Setting the UG bit or Update generation through the slave mode controller generates an update request */ #define LL_TIM_UPDATESOURCE_COUNTER TIM_CR1_URS /*!< Only counter overflow/underflow generates an update request */ /** * @} */ /** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode * @{ */ #define LL_TIM_ONEPULSEMODE_SINGLE TIM_CR1_OPM /*!< Counter stops counting at the next update event */ #define LL_TIM_ONEPULSEMODE_REPETITIVE 0x00000000U /*!< Counter is not stopped at update event */ /** * @} */ /** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode * @{ */ #define LL_TIM_COUNTERMODE_UP 0x00000000U /*!< Counter used as upcounter */ #define LL_TIM_COUNTERMODE_DOWN TIM_CR1_DIR /*!< Counter used as downcounter */ #define LL_TIM_COUNTERMODE_CENTER_DOWN TIM_CR1_CMS_0 /*!< The counter counts up and down alternatively. Output compare interrupt flags of output channels are set only when the counter is counting down. */ #define LL_TIM_COUNTERMODE_CENTER_UP TIM_CR1_CMS_1 /*!< The counter counts up and down alternatively. Output compare interrupt flags of output channels are set only when the counter is counting up */ #define LL_TIM_COUNTERMODE_CENTER_UP_DOWN TIM_CR1_CMS /*!< The counter counts up and down alternatively. Output compare interrupt flags of output channels are set only when the counter is counting up or down. */ /** * @} */ /** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division * @{ */ #define LL_TIM_CLOCKDIVISION_DIV1 0x00000000U /*!< tDTS=tCK_INT */ #define LL_TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 /*!< tDTS=2*tCK_INT */ #define LL_TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 /*!< tDTS=4*tCK_INT */ /** * @} */ /** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction * @{ */ #define LL_TIM_COUNTERDIRECTION_UP 0x00000000U /*!< Timer counter counts up */ #define LL_TIM_COUNTERDIRECTION_DOWN TIM_CR1_DIR /*!< Timer counter counts down */ /** * @} */ /** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare Update Source * @{ */ #define LL_TIM_CCUPDATESOURCE_COMG_ONLY 0x00000000U /*!< Capture/compare control bits are updated by setting the COMG bit only */ #define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI TIM_CR2_CCUS /*!< Capture/compare control bits are updated by setting the COMG bit or when a rising edge occurs on trigger input (TRGI) */ /** * @} */ /** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request * @{ */ #define LL_TIM_CCDMAREQUEST_CC 0x00000000U /*!< CCx DMA request sent when CCx event occurs */ #define LL_TIM_CCDMAREQUEST_UPDATE TIM_CR2_CCDS /*!< CCx DMA requests sent when update event occurs */ /** * @} */ /** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level * @{ */ #define LL_TIM_LOCKLEVEL_OFF 0x00000000U /*!< LOCK OFF - No bit is write protected */ #define LL_TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0 /*!< LOCK Level 1 */ #define LL_TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1 /*!< LOCK Level 2 */ #define LL_TIM_LOCKLEVEL_3 TIM_BDTR_LOCK /*!< LOCK Level 3 */ /** * @} */ /** @defgroup TIM_LL_EC_CHANNEL Channel * @{ */ #define LL_TIM_CHANNEL_CH1 TIM_CCER_CC1E /*!< Timer input/output channel 1 */ #define LL_TIM_CHANNEL_CH1N TIM_CCER_CC1NE /*!< Timer complementary output channel 1 */ #define LL_TIM_CHANNEL_CH2 TIM_CCER_CC2E /*!< Timer input/output channel 2 */ #define LL_TIM_CHANNEL_CH2N TIM_CCER_CC2NE /*!< Timer complementary output channel 2 */ #define LL_TIM_CHANNEL_CH3 TIM_CCER_CC3E /*!< Timer input/output channel 3 */ #define LL_TIM_CHANNEL_CH3N TIM_CCER_CC3NE /*!< Timer complementary output channel 3 */ #define LL_TIM_CHANNEL_CH4 TIM_CCER_CC4E /*!< Timer input/output channel 4 */ /** * @} */ #if defined(USE_FULL_LL_DRIVER) /** @defgroup TIM_LL_EC_OCSTATE Output Configuration State * @{ */ #define LL_TIM_OCSTATE_DISABLE 0x00000000U /*!< OCx is not active */ #define LL_TIM_OCSTATE_ENABLE TIM_CCER_CC1E /*!< OCx signal is output on the corresponding output pin */ /** * @} */ #endif /* USE_FULL_LL_DRIVER */ /** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode * @{ */ #define LL_TIM_OCMODE_FROZEN 0x00000000U /*!<The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the output channel level */ #define LL_TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 /*!<OCyREF is forced high on compare match*/ #define LL_TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 /*!<OCyREF is forced low on compare match*/ #define LL_TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!<OCyREF toggles on compare match*/ #define LL_TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 /*!<OCyREF is forced low*/ #define LL_TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0) /*!<OCyREF is forced high*/ #define LL_TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) /*!<In upcounting, channel y is active as long as TIMx_CNT<TIMx_CCRy else inactive. In downcounting, channel y is inactive as long as TIMx_CNT>TIMx_CCRy else active.*/ #define LL_TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!<In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active. In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive*/ /** * @} */ /** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity * @{ */ #define LL_TIM_OCPOLARITY_HIGH 0x00000000U /*!< OCxactive high*/ #define LL_TIM_OCPOLARITY_LOW TIM_CCER_CC1P /*!< OCxactive low*/ /** * @} */ /** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State * @{ */ #define LL_TIM_OCIDLESTATE_LOW 0x00000000U /*!<OCx=0 (after a dead-time if OC is implemented) when MOE=0*/ #define LL_TIM_OCIDLESTATE_HIGH TIM_CR2_OIS1 /*!<OCx=1 (after a dead-time if OC is implemented) when MOE=0*/ /** * @} */ /** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection * @{ */ #define LL_TIM_ACTIVEINPUT_DIRECTTI (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx */ #define LL_TIM_ACTIVEINPUT_INDIRECTTI (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy */ #define LL_TIM_ACTIVEINPUT_TRC (TIM_CCMR1_CC1S << 16U) /*!< ICx is mapped on TRC */ /** * @} */ /** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler * @{ */ #define LL_TIM_ICPSC_DIV1 0x00000000U /*!< No prescaler, capture is done each time an edge is detected on the capture input */ #define LL_TIM_ICPSC_DIV2 (TIM_CCMR1_IC1PSC_0 << 16U) /*!< Capture is done once every 2 events */ #define LL_TIM_ICPSC_DIV4 (TIM_CCMR1_IC1PSC_1 << 16U) /*!< Capture is done once every 4 events */ #define LL_TIM_ICPSC_DIV8 (TIM_CCMR1_IC1PSC << 16U) /*!< Capture is done once every 8 events */ /** * @} */ /** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter * @{ */ #define LL_TIM_IC_FILTER_FDIV1 0x00000000U /*!< No filter, sampling is done at fDTS */ #define LL_TIM_IC_FILTER_FDIV1_N2 (TIM_CCMR1_IC1F_0 << 16U) /*!< fSAMPLING=fCK_INT, N=2 */ #define LL_TIM_IC_FILTER_FDIV1_N4 (TIM_CCMR1_IC1F_1 << 16U) /*!< fSAMPLING=fCK_INT, N=4 */ #define LL_TIM_IC_FILTER_FDIV1_N8 ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U) /*!< fSAMPLING=fCK_INT, N=8 */ #define LL_TIM_IC_FILTER_FDIV2_N6 (TIM_CCMR1_IC1F_2 << 16U) /*!< fSAMPLING=fDTS/2, N=6 */ #define LL_TIM_IC_FILTER_FDIV2_N8 ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U) /*!< fSAMPLING=fDTS/2, N=8 */ #define LL_TIM_IC_FILTER_FDIV4_N6 ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U) /*!< fSAMPLING=fDTS/4, N=6 */ #define LL_TIM_IC_FILTER_FDIV4_N8 ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U) /*!< fSAMPLING=fDTS/4, N=8 */ #define LL_TIM_IC_FILTER_FDIV8_N6 (TIM_CCMR1_IC1F_3 << 16U) /*!< fSAMPLING=fDTS/8, N=6 */ #define LL_TIM_IC_FILTER_FDIV8_N8 ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U) /*!< fSAMPLING=fDTS/8, N=8 */ #define LL_TIM_IC_FILTER_FDIV16_N5 ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U) /*!< fSAMPLING=fDTS/16, N=5 */ #define LL_TIM_IC_FILTER_FDIV16_N6 ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U) /*!< fSAMPLING=fDTS/16, N=6 */ #define LL_TIM_IC_FILTER_FDIV16_N8 ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U) /*!< fSAMPLING=fDTS/16, N=8 */ #define LL_TIM_IC_FILTER_FDIV32_N5 ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U) /*!< fSAMPLING=fDTS/32, N=5 */ #define LL_TIM_IC_FILTER_FDIV32_N6 ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U) /*!< fSAMPLING=fDTS/32, N=6 */ #define LL_TIM_IC_FILTER_FDIV32_N8 (TIM_CCMR1_IC1F << 16U) /*!< fSAMPLING=fDTS/32, N=8 */ /** * @} */ /** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity * @{ */ #define LL_TIM_IC_POLARITY_RISING 0x00000000U /*!< The circuit is sensitive to TIxFP1 rising edge, TIxFP1 is not inverted */ #define LL_TIM_IC_POLARITY_FALLING TIM_CCER_CC1P /*!< The circuit is sensitive to TIxFP1 falling edge, TIxFP1 is inverted */ #define LL_TIM_IC_POLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is sensitive to both TIxFP1 rising and falling edges, TIxFP1 is not inverted */ /** * @} */ /** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source * @{ */ #define LL_TIM_CLOCKSOURCE_INTERNAL 0x00000000U /*!< The timer is clocked by the internal clock provided from the RCC */ #define LL_TIM_CLOCKSOURCE_EXT_MODE1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< Counter counts at each rising or falling edge on a selected input*/ #define LL_TIM_CLOCKSOURCE_EXT_MODE2 TIM_SMCR_ECE /*!< Counter counts at each rising or falling edge on the external trigger input ETR */ /** * @} */ /** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode * @{ */ #define LL_TIM_ENCODERMODE_X2_TI1 TIM_SMCR_SMS_0 /*!< Quadrature encoder mode 1, x2 mode - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level */ #define LL_TIM_ENCODERMODE_X2_TI2 TIM_SMCR_SMS_1 /*!< Quadrature encoder mode 2, x2 mode - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level */ #define LL_TIM_ENCODERMODE_X4_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< Quadrature encoder mode 3, x4 mode - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input */ /** * @} */ /** @defgroup TIM_LL_EC_TRGO Trigger Output * @{ */ #define LL_TIM_TRGO_RESET 0x00000000U /*!< UG bit from the TIMx_EGR register is used as trigger output */ #define LL_TIM_TRGO_ENABLE TIM_CR2_MMS_0 /*!< Counter Enable signal (CNT_EN) is used as trigger output */ #define LL_TIM_TRGO_UPDATE TIM_CR2_MMS_1 /*!< Update event is used as trigger output */ #define LL_TIM_TRGO_CC1IF (TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< CC1 capture or a compare match is used as trigger output */ #define LL_TIM_TRGO_OC1REF TIM_CR2_MMS_2 /*!< OC1REF signal is used as trigger output */ #define LL_TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0) /*!< OC2REF signal is used as trigger output */ #define LL_TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1) /*!< OC3REF signal is used as trigger output */ #define LL_TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< OC4REF signal is used as trigger output */ /** * @} */ /** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode * @{ */ #define LL_TIM_SLAVEMODE_DISABLED 0x00000000U /*!< Slave mode disabled */ #define LL_TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 /*!< Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter */ #define LL_TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0) /*!< Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high */ #define LL_TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1) /*!< Trigger Mode - The counter starts at a rising edge of the trigger TRGI */ /** * @} */ /** @defgroup TIM_LL_EC_TS Trigger Selection * @{ */ #define LL_TIM_TS_ITR0 0x00000000U /*!< Internal Trigger 0 (ITR0) is used as trigger input */ #define LL_TIM_TS_ITR1 TIM_SMCR_TS_0 /*!< Internal Trigger 1 (ITR1) is used as trigger input */ #define LL_TIM_TS_ITR2 TIM_SMCR_TS_1 /*!< Internal Trigger 2 (ITR2) is used as trigger input */ #define LL_TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) /*!< Internal Trigger 3 (ITR3) is used as trigger input */ #define LL_TIM_TS_TI1F_ED TIM_SMCR_TS_2 /*!< TI1 Edge Detector (TI1F_ED) is used as trigger input */ #define LL_TIM_TS_TI1FP1 (TIM_SMCR_TS_2 | TIM_SMCR_TS_0) /*!< Filtered Timer Input 1 (TI1FP1) is used as trigger input */ #define LL_TIM_TS_TI2FP2 (TIM_SMCR_TS_2 | TIM_SMCR_TS_1) /*!< Filtered Timer Input 2 (TI12P2) is used as trigger input */ #define LL_TIM_TS_ETRF (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0) /*!< Filtered external Trigger (ETRF) is used as trigger input */ /** * @} */ /** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity * @{ */ #define LL_TIM_ETR_POLARITY_NONINVERTED 0x00000000U /*!< ETR is non-inverted, active at high level or rising edge */ #define LL_TIM_ETR_POLARITY_INVERTED TIM_SMCR_ETP /*!< ETR is inverted, active at low level or falling edge */ /** * @} */ /** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler * @{ */ #define LL_TIM_ETR_PRESCALER_DIV1 0x00000000U /*!< ETR prescaler OFF */ #define LL_TIM_ETR_PRESCALER_DIV2 TIM_SMCR_ETPS_0 /*!< ETR frequency is divided by 2 */ #define LL_TIM_ETR_PRESCALER_DIV4 TIM_SMCR_ETPS_1 /*!< ETR frequency is divided by 4 */ #define LL_TIM_ETR_PRESCALER_DIV8 TIM_SMCR_ETPS /*!< ETR frequency is divided by 8 */ /** * @} */ /** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter * @{ */ #define LL_TIM_ETR_FILTER_FDIV1 0x00000000U /*!< No filter, sampling is done at fDTS */ #define LL_TIM_ETR_FILTER_FDIV1_N2 TIM_SMCR_ETF_0 /*!< fSAMPLING=fCK_INT, N=2 */ #define LL_TIM_ETR_FILTER_FDIV1_N4 TIM_SMCR_ETF_1 /*!< fSAMPLING=fCK_INT, N=4 */ #define LL_TIM_ETR_FILTER_FDIV1_N8 (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0) /*!< fSAMPLING=fCK_INT, N=8 */ #define LL_TIM_ETR_FILTER_FDIV2_N6 TIM_SMCR_ETF_2 /*!< fSAMPLING=fDTS/2, N=6 */ #define LL_TIM_ETR_FILTER_FDIV2_N8 (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0) /*!< fSAMPLING=fDTS/2, N=8 */ #define LL_TIM_ETR_FILTER_FDIV4_N6 (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1) /*!< fSAMPLING=fDTS/4, N=6 */ #define LL_TIM_ETR_FILTER_FDIV4_N8 (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0) /*!< fSAMPLING=fDTS/4, N=8 */ #define LL_TIM_ETR_FILTER_FDIV8_N6 TIM_SMCR_ETF_3 /*!< fSAMPLING=fDTS/8, N=6 */ #define LL_TIM_ETR_FILTER_FDIV8_N8 (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0) /*!< fSAMPLING=fDTS/16, N=8 */ #define LL_TIM_ETR_FILTER_FDIV16_N5 (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1) /*!< fSAMPLING=fDTS/16, N=5 */ #define LL_TIM_ETR_FILTER_FDIV16_N6 (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0) /*!< fSAMPLING=fDTS/16, N=6 */ #define LL_TIM_ETR_FILTER_FDIV16_N8 (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2) /*!< fSAMPLING=fDTS/16, N=8 */ #define LL_TIM_ETR_FILTER_FDIV32_N5 (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0) /*!< fSAMPLING=fDTS/32, N=5 */ #define LL_TIM_ETR_FILTER_FDIV32_N6 (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1) /*!< fSAMPLING=fDTS/32, N=6 */ #define LL_TIM_ETR_FILTER_FDIV32_N8 TIM_SMCR_ETF /*!< fSAMPLING=fDTS/32, N=8 */ /** * @} */ /** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity * @{ */ #define LL_TIM_BREAK_POLARITY_LOW 0x00000000U /*!< Break input BRK is active low */ #define LL_TIM_BREAK_POLARITY_HIGH TIM_BDTR_BKP /*!< Break input BRK is active high */ /** * @} */ /** @defgroup TIM_LL_EC_OSSI OSSI * @{ */ #define LL_TIM_OSSI_DISABLE 0x00000000U /*!< When inactive, OCx/OCxN outputs are disabled */ #define LL_TIM_OSSI_ENABLE TIM_BDTR_OSSI /*!< When inactive, OxC/OCxN outputs are first forced with their inactive level then forced to their idle level after the deadtime */ /** * @} */ /** @defgroup TIM_LL_EC_OSSR OSSR * @{ */ #define LL_TIM_OSSR_DISABLE 0x00000000U /*!< When inactive, OCx/OCxN outputs are disabled */ #define LL_TIM_OSSR_ENABLE TIM_BDTR_OSSR /*!< When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 */ /** * @} */ /** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address * @{ */ #define LL_TIM_DMABURST_BASEADDR_CR1 0x00000000U /*!< TIMx_CR1 register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_CR2 TIM_DCR_DBA_0 /*!< TIMx_CR2 register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_SMCR TIM_DCR_DBA_1 /*!< TIMx_SMCR register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_DIER (TIM_DCR_DBA_1 | TIM_DCR_DBA_0) /*!< TIMx_DIER register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_SR TIM_DCR_DBA_2 /*!< TIMx_SR register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_EGR (TIM_DCR_DBA_2 | TIM_DCR_DBA_0) /*!< TIMx_EGR register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_CCMR1 (TIM_DCR_DBA_2 | TIM_DCR_DBA_1) /*!< TIMx_CCMR1 register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_CCMR2 (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0) /*!< TIMx_CCMR2 register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_CCER TIM_DCR_DBA_3 /*!< TIMx_CCER register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_CNT (TIM_DCR_DBA_3 | TIM_DCR_DBA_0) /*!< TIMx_CNT register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_PSC (TIM_DCR_DBA_3 | TIM_DCR_DBA_1) /*!< TIMx_PSC register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_ARR (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0) /*!< TIMx_ARR register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_RCR (TIM_DCR_DBA_3 | TIM_DCR_DBA_2) /*!< TIMx_RCR register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_CCR1 (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0) /*!< TIMx_CCR1 register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_CCR2 (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1) /*!< TIMx_CCR2 register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_CCR3 (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0) /*!< TIMx_CCR3 register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_CCR4 TIM_DCR_DBA_4 /*!< TIMx_CCR4 register is the DMA base address for DMA burst */ #define LL_TIM_DMABURST_BASEADDR_BDTR (TIM_DCR_DBA_4 | TIM_DCR_DBA_0) /*!< TIMx_BDTR register is the DMA base address for DMA burst */ /** * @} */ /** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length * @{ */ #define LL_TIM_DMABURST_LENGTH_1TRANSFER 0x00000000U /*!< Transfer is done to 1 register starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_2TRANSFERS TIM_DCR_DBL_0 /*!< Transfer is done to 2 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_3TRANSFERS TIM_DCR_DBL_1 /*!< Transfer is done to 3 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_4TRANSFERS (TIM_DCR_DBL_1 | TIM_DCR_DBL_0) /*!< Transfer is done to 4 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_5TRANSFERS TIM_DCR_DBL_2 /*!< Transfer is done to 5 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_6TRANSFERS (TIM_DCR_DBL_2 | TIM_DCR_DBL_0) /*!< Transfer is done to 6 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_7TRANSFERS (TIM_DCR_DBL_2 | TIM_DCR_DBL_1) /*!< Transfer is done to 7 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_8TRANSFERS (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) /*!< Transfer is done to 1 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_9TRANSFERS TIM_DCR_DBL_3 /*!< Transfer is done to 9 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_10TRANSFERS (TIM_DCR_DBL_3 | TIM_DCR_DBL_0) /*!< Transfer is done to 10 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_11TRANSFERS (TIM_DCR_DBL_3 | TIM_DCR_DBL_1) /*!< Transfer is done to 11 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_12TRANSFERS (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) /*!< Transfer is done to 12 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_13TRANSFERS (TIM_DCR_DBL_3 | TIM_DCR_DBL_2) /*!< Transfer is done to 13 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_14TRANSFERS (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0) /*!< Transfer is done to 14 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_15TRANSFERS (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1) /*!< Transfer is done to 15 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_16TRANSFERS (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) /*!< Transfer is done to 16 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_17TRANSFERS TIM_DCR_DBL_4 /*!< Transfer is done to 17 registers starting from the DMA burst base address */ #define LL_TIM_DMABURST_LENGTH_18TRANSFERS (TIM_DCR_DBL_4 | TIM_DCR_DBL_0) /*!< Transfer is done to 18 registers starting from the DMA burst base address */ /** * @} */ /** @defgroup TIM_LL_EC_TIM2_ITR1_RMP_TIM8 TIM2 Internal Trigger1 Remap TIM8 * @{ */ #define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO TIM2_OR_RMP_MASK /*!< TIM2_ITR1 is connected to TIM8_TRGO */ #define LL_TIM_TIM2_ITR1_RMP_ETH_PTP (TIM_OR_ITR1_RMP_0 | TIM2_OR_RMP_MASK) /*!< TIM2_ITR1 is connected to ETH_PTP */ #define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF (TIM_OR_ITR1_RMP_1 | TIM2_OR_RMP_MASK) /*!< TIM2_ITR1 is connected to OTG_FS SOF */ #define LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF (TIM_OR_ITR1_RMP | TIM2_OR_RMP_MASK) /*!< TIM2_ITR1 is connected to OTG_HS SOF */ /** * @} */ /** @defgroup TIM_LL_EC_TIM5_TI4_RMP TIM5 External Input Ch4 Remap * @{ */ #define LL_TIM_TIM5_TI4_RMP_GPIO TIM5_OR_RMP_MASK /*!< TIM5 channel 4 is connected to GPIO */ #define LL_TIM_TIM5_TI4_RMP_LSI (TIM_OR_TI4_RMP_0 | TIM5_OR_RMP_MASK) /*!< TIM5 channel 4 is connected to LSI internal clock */ #define LL_TIM_TIM5_TI4_RMP_LSE (TIM_OR_TI4_RMP_1 | TIM5_OR_RMP_MASK) /*!< TIM5 channel 4 is connected to LSE */ #define LL_TIM_TIM5_TI4_RMP_RTC (TIM_OR_TI4_RMP | TIM5_OR_RMP_MASK) /*!< TIM5 channel 4 is connected to RTC wakeup interrupt */ /** * @} */ /** @defgroup TIM_LL_EC_TIM11_TI1_RMP TIM11 External Input Capture 1 Remap * @{ */ #define LL_TIM_TIM11_TI1_RMP_GPIO TIM11_OR_RMP_MASK /*!< TIM11 channel 1 is connected to GPIO */ #if defined(SPDIFRX) #define LL_TIM_TIM11_TI1_RMP_SPDIFRX (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK) /*!< TIM11 channel 1 is connected to SPDIFRX */ /* Legacy define */ #define LL_TIM_TIM11_TI1_RMP_GPIO1 LL_TIM_TIM11_TI1_RMP_SPDIFRX /*!< Legacy define for LL_TIM_TIM11_TI1_RMP_SPDIFRX */ #else #define LL_TIM_TIM11_TI1_RMP_GPIO1 (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK) /*!< TIM11 channel 1 is connected to GPIO */ #endif /* SPDIFRX */ #define LL_TIM_TIM11_TI1_RMP_GPIO2 (TIM_OR_TI1_RMP | TIM11_OR_RMP_MASK) /*!< TIM11 channel 1 is connected to GPIO */ #define LL_TIM_TIM11_TI1_RMP_HSE_RTC (TIM_OR_TI1_RMP_1 | TIM11_OR_RMP_MASK) /*!< TIM11 channel 1 is connected to HSE_RTC */ /** * @} */ #if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM9_ITR1_RMP) #define LL_TIM_LPTIM_REMAP_MASK 0x10000000U #define LL_TIM_TIM9_ITR1_RMP_TIM3_TRGO LL_TIM_LPTIM_REMAP_MASK /*!< TIM9_ITR1 is connected to TIM3 TRGO */ #define LL_TIM_TIM9_ITR1_RMP_LPTIM (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM9_ITR1_RMP) /*!< TIM9_ITR1 is connected to LPTIM1 output */ #define LL_TIM_TIM5_ITR1_RMP_TIM3_TRGO LL_TIM_LPTIM_REMAP_MASK /*!< TIM5_ITR1 is connected to TIM3 TRGO */ #define LL_TIM_TIM5_ITR1_RMP_LPTIM (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM5_ITR1_RMP) /*!< TIM5_ITR1 is connected to LPTIM1 output */ #define LL_TIM_TIM1_ITR2_RMP_TIM3_TRGO LL_TIM_LPTIM_REMAP_MASK /*!< TIM1_ITR2 is connected to TIM3 TRGO */ #define LL_TIM_TIM1_ITR2_RMP_LPTIM (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM1_ITR2_RMP) /*!< TIM1_ITR2 is connected to LPTIM1 output */ #endif /* LPTIM_OR_TIM1_ITR2_RMP && LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */ /** * @} */ /* Exported macro ------------------------------------------------------------*/ /** @defgroup TIM_LL_Exported_Macros TIM Exported Macros * @{ */ /** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros * @{ */ /** * @brief Write a value in TIM register. * @param __INSTANCE__ TIM Instance * @param __REG__ Register to be written * @param __VALUE__ Value to be written in the register * @retval None */ #define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__)) /** * @brief Read a value in TIM register. * @param __INSTANCE__ TIM Instance * @param __REG__ Register to be read * @retval Register value */ #define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__) /** * @} */ /** * @brief HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested dead time duration. * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120); * @param __TIMCLK__ timer input clock frequency (in Hz) * @param __CKD__ This parameter can be one of the following values: * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 * @param __DT__ deadtime duration (in ns) * @retval DTG[0:7] */ #define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__) \ ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? \ (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__))) & DT_DELAY_1) : \ (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? \ (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), \ (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) :\ (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? \ (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), \ (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) :\ (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? \ (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), \ (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) :\ 0U) /** * @brief HELPER macro calculating the prescaler value to achieve the required counter clock frequency. * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000); * @param __TIMCLK__ timer input clock frequency (in Hz) * @param __CNTCLK__ counter clock frequency (in Hz) * @retval Prescaler value (between Min_Data=0 and Max_Data=65535) */ #define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__) \ (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)((((__TIMCLK__) + (__CNTCLK__)/2U)/(__CNTCLK__)) - 1U) : 0U) /** * @brief HELPER macro calculating the auto-reload value to achieve the required output signal frequency. * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000); * @param __TIMCLK__ timer input clock frequency (in Hz) * @param __PSC__ prescaler * @param __FREQ__ output signal frequency (in Hz) * @retval Auto-reload value (between Min_Data=0 and Max_Data=65535) */ #define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \ ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U) /** * @brief HELPER macro calculating the compare value required to achieve the required timer output compare * active/inactive delay. * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10); * @param __TIMCLK__ timer input clock frequency (in Hz) * @param __PSC__ prescaler * @param __DELAY__ timer output compare active/inactive delay (in us) * @retval Compare value (between Min_Data=0 and Max_Data=65535) */ #define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__) \ ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \ / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U)))) /** * @brief HELPER macro calculating the auto-reload value to achieve the required pulse duration * (when the timer operates in one pulse mode). * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20); * @param __TIMCLK__ timer input clock frequency (in Hz) * @param __PSC__ prescaler * @param __DELAY__ timer output compare active/inactive delay (in us) * @param __PULSE__ pulse duration (in us) * @retval Auto-reload value (between Min_Data=0 and Max_Data=65535) */ #define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__) \ ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \ + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__)))) /** * @brief HELPER macro retrieving the ratio of the input capture prescaler * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ()); * @param __ICPSC__ This parameter can be one of the following values: * @arg @ref LL_TIM_ICPSC_DIV1 * @arg @ref LL_TIM_ICPSC_DIV2 * @arg @ref LL_TIM_ICPSC_DIV4 * @arg @ref LL_TIM_ICPSC_DIV8 * @retval Input capture prescaler ratio (1, 2, 4 or 8) */ #define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__) \ ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos))) /** * @} */ /* Exported functions --------------------------------------------------------*/ /** @defgroup TIM_LL_Exported_Functions TIM Exported Functions * @{ */ /** @defgroup TIM_LL_EF_Time_Base Time Base configuration * @{ */ /** * @brief Enable timer counter. * @rmtoll CR1 CEN LL_TIM_EnableCounter * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx) { SET_BIT(TIMx->CR1, TIM_CR1_CEN); } /** * @brief Disable timer counter. * @rmtoll CR1 CEN LL_TIM_DisableCounter * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN); } /** * @brief Indicates whether the timer counter is enabled. * @rmtoll CR1 CEN LL_TIM_IsEnabledCounter * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL); } /** * @brief Enable update event generation. * @rmtoll CR1 UDIS LL_TIM_EnableUpdateEvent * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS); } /** * @brief Disable update event generation. * @rmtoll CR1 UDIS LL_TIM_DisableUpdateEvent * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx) { SET_BIT(TIMx->CR1, TIM_CR1_UDIS); } /** * @brief Indicates whether update event generation is enabled. * @rmtoll CR1 UDIS LL_TIM_IsEnabledUpdateEvent * @param TIMx Timer instance * @retval Inverted state of bit (0 or 1). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL); } /** * @brief Set update event source * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events * generate an update interrupt or DMA request if enabled: * - Counter overflow/underflow * - Setting the UG bit * - Update generation through the slave mode controller * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter * overflow/underflow generates an update interrupt or DMA request if enabled. * @rmtoll CR1 URS LL_TIM_SetUpdateSource * @param TIMx Timer instance * @param UpdateSource This parameter can be one of the following values: * @arg @ref LL_TIM_UPDATESOURCE_REGULAR * @arg @ref LL_TIM_UPDATESOURCE_COUNTER * @retval None */ __STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource) { MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource); } /** * @brief Get actual event update source * @rmtoll CR1 URS LL_TIM_GetUpdateSource * @param TIMx Timer instance * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_UPDATESOURCE_REGULAR * @arg @ref LL_TIM_UPDATESOURCE_COUNTER */ __STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS)); } /** * @brief Set one pulse mode (one shot v.s. repetitive). * @rmtoll CR1 OPM LL_TIM_SetOnePulseMode * @param TIMx Timer instance * @param OnePulseMode This parameter can be one of the following values: * @arg @ref LL_TIM_ONEPULSEMODE_SINGLE * @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE * @retval None */ __STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode) { MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode); } /** * @brief Get actual one pulse mode. * @rmtoll CR1 OPM LL_TIM_GetOnePulseMode * @param TIMx Timer instance * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_ONEPULSEMODE_SINGLE * @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE */ __STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM)); } /** * @brief Set the timer counter counting mode. * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to * check whether or not the counter mode selection feature is supported * by a timer instance. * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) * requires a timer reset to avoid unexpected direction * due to DIR bit readonly in center aligned mode. * @rmtoll CR1 DIR LL_TIM_SetCounterMode\n * CR1 CMS LL_TIM_SetCounterMode * @param TIMx Timer instance * @param CounterMode This parameter can be one of the following values: * @arg @ref LL_TIM_COUNTERMODE_UP * @arg @ref LL_TIM_COUNTERMODE_DOWN * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP * @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN * @retval None */ __STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode) { MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode); } /** * @brief Get actual counter mode. * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to * check whether or not the counter mode selection feature is supported * by a timer instance. * @rmtoll CR1 DIR LL_TIM_GetCounterMode\n * CR1 CMS LL_TIM_GetCounterMode * @param TIMx Timer instance * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_COUNTERMODE_UP * @arg @ref LL_TIM_COUNTERMODE_DOWN * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP * @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN */ __STATIC_INLINE uint32_t LL_TIM_GetCounterMode(const TIM_TypeDef *TIMx) { uint32_t counter_mode; counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS)); if (counter_mode == 0U) { counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR)); } return counter_mode; } /** * @brief Enable auto-reload (ARR) preload. * @rmtoll CR1 ARPE LL_TIM_EnableARRPreload * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx) { SET_BIT(TIMx->CR1, TIM_CR1_ARPE); } /** * @brief Disable auto-reload (ARR) preload. * @rmtoll CR1 ARPE LL_TIM_DisableARRPreload * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE); } /** * @brief Indicates whether auto-reload (ARR) preload is enabled. * @rmtoll CR1 ARPE LL_TIM_IsEnabledARRPreload * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL); } /** * @brief Set the division ratio between the timer clock and the sampling clock used by the dead-time generators * (when supported) and the digital filters. * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check * whether or not the clock division feature is supported by the timer * instance. * @rmtoll CR1 CKD LL_TIM_SetClockDivision * @param TIMx Timer instance * @param ClockDivision This parameter can be one of the following values: * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 * @retval None */ __STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision) { MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision); } /** * @brief Get the actual division ratio between the timer clock and the sampling clock used by the dead-time * generators (when supported) and the digital filters. * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check * whether or not the clock division feature is supported by the timer * instance. * @rmtoll CR1 CKD LL_TIM_GetClockDivision * @param TIMx Timer instance * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 */ __STATIC_INLINE uint32_t LL_TIM_GetClockDivision(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD)); } /** * @brief Set the counter value. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @rmtoll CNT CNT LL_TIM_SetCounter * @param TIMx Timer instance * @param Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF) * @retval None */ __STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter) { WRITE_REG(TIMx->CNT, Counter); } /** * @brief Get the counter value. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @rmtoll CNT CNT LL_TIM_GetCounter * @param TIMx Timer instance * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF) */ __STATIC_INLINE uint32_t LL_TIM_GetCounter(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->CNT)); } /** * @brief Get the current direction of the counter * @rmtoll CR1 DIR LL_TIM_GetDirection * @param TIMx Timer instance * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_COUNTERDIRECTION_UP * @arg @ref LL_TIM_COUNTERDIRECTION_DOWN */ __STATIC_INLINE uint32_t LL_TIM_GetDirection(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR)); } /** * @brief Set the prescaler value. * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1). * @note The prescaler can be changed on the fly as this control register is buffered. The new * prescaler ratio is taken into account at the next update event. * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter * @rmtoll PSC PSC LL_TIM_SetPrescaler * @param TIMx Timer instance * @param Prescaler between Min_Data=0 and Max_Data=65535 * @retval None */ __STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler) { WRITE_REG(TIMx->PSC, Prescaler); } /** * @brief Get the prescaler value. * @rmtoll PSC PSC LL_TIM_GetPrescaler * @param TIMx Timer instance * @retval Prescaler value between Min_Data=0 and Max_Data=65535 */ __STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->PSC)); } /** * @brief Set the auto-reload value. * @note The counter is blocked while the auto-reload value is null. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter * @rmtoll ARR ARR LL_TIM_SetAutoReload * @param TIMx Timer instance * @param AutoReload between Min_Data=0 and Max_Data=65535 * @retval None */ __STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload) { WRITE_REG(TIMx->ARR, AutoReload); } /** * @brief Get the auto-reload value. * @rmtoll ARR ARR LL_TIM_GetAutoReload * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @param TIMx Timer instance * @retval Auto-reload value */ __STATIC_INLINE uint32_t LL_TIM_GetAutoReload(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->ARR)); } /** * @brief Set the repetition counter value. * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a repetition counter. * @rmtoll RCR REP LL_TIM_SetRepetitionCounter * @param TIMx Timer instance * @param RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer. * @retval None */ __STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter) { WRITE_REG(TIMx->RCR, RepetitionCounter); } /** * @brief Get the repetition counter value. * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a repetition counter. * @rmtoll RCR REP LL_TIM_GetRepetitionCounter * @param TIMx Timer instance * @retval Repetition counter value */ __STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->RCR)); } /** * @} */ /** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration * @{ */ /** * @brief Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload. * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written, * they are updated only when a commutation event (COM) occurs. * @note Only on channels that have a complementary output. * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check * whether or not a timer instance is able to generate a commutation event. * @rmtoll CR2 CCPC LL_TIM_CC_EnablePreload * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx) { SET_BIT(TIMx->CR2, TIM_CR2_CCPC); } /** * @brief Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload. * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check * whether or not a timer instance is able to generate a commutation event. * @rmtoll CR2 CCPC LL_TIM_CC_DisablePreload * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC); } /** * @brief Indicates whether the capture/compare control bits (CCxE, CCxNE and OCxM) preload is enabled. * @rmtoll CR2 CCPC LL_TIM_CC_IsEnabledPreload * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledPreload(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->CR2, TIM_CR2_CCPC) == (TIM_CR2_CCPC)) ? 1UL : 0UL); } /** * @brief Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM). * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check * whether or not a timer instance is able to generate a commutation event. * @rmtoll CR2 CCUS LL_TIM_CC_SetUpdate * @param TIMx Timer instance * @param CCUpdateSource This parameter can be one of the following values: * @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY * @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI * @retval None */ __STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource) { MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource); } /** * @brief Set the trigger of the capture/compare DMA request. * @rmtoll CR2 CCDS LL_TIM_CC_SetDMAReqTrigger * @param TIMx Timer instance * @param DMAReqTrigger This parameter can be one of the following values: * @arg @ref LL_TIM_CCDMAREQUEST_CC * @arg @ref LL_TIM_CCDMAREQUEST_UPDATE * @retval None */ __STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger) { MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger); } /** * @brief Get actual trigger of the capture/compare DMA request. * @rmtoll CR2 CCDS LL_TIM_CC_GetDMAReqTrigger * @param TIMx Timer instance * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_CCDMAREQUEST_CC * @arg @ref LL_TIM_CCDMAREQUEST_UPDATE */ __STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS)); } /** * @brief Set the lock level to freeze the * configuration of several capture/compare parameters. * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * the lock mechanism is supported by a timer instance. * @rmtoll BDTR LOCK LL_TIM_CC_SetLockLevel * @param TIMx Timer instance * @param LockLevel This parameter can be one of the following values: * @arg @ref LL_TIM_LOCKLEVEL_OFF * @arg @ref LL_TIM_LOCKLEVEL_1 * @arg @ref LL_TIM_LOCKLEVEL_2 * @arg @ref LL_TIM_LOCKLEVEL_3 * @retval None */ __STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel) { MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel); } /** * @brief Enable capture/compare channels. * @rmtoll CCER CC1E LL_TIM_CC_EnableChannel\n * CCER CC1NE LL_TIM_CC_EnableChannel\n * CCER CC2E LL_TIM_CC_EnableChannel\n * CCER CC2NE LL_TIM_CC_EnableChannel\n * CCER CC3E LL_TIM_CC_EnableChannel\n * CCER CC3NE LL_TIM_CC_EnableChannel\n * CCER CC4E LL_TIM_CC_EnableChannel * @param TIMx Timer instance * @param Channels This parameter can be a combination of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH1N * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH2N * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH3N * @arg @ref LL_TIM_CHANNEL_CH4 * @retval None */ __STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels) { SET_BIT(TIMx->CCER, Channels); } /** * @brief Disable capture/compare channels. * @rmtoll CCER CC1E LL_TIM_CC_DisableChannel\n * CCER CC1NE LL_TIM_CC_DisableChannel\n * CCER CC2E LL_TIM_CC_DisableChannel\n * CCER CC2NE LL_TIM_CC_DisableChannel\n * CCER CC3E LL_TIM_CC_DisableChannel\n * CCER CC3NE LL_TIM_CC_DisableChannel\n * CCER CC4E LL_TIM_CC_DisableChannel * @param TIMx Timer instance * @param Channels This parameter can be a combination of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH1N * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH2N * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH3N * @arg @ref LL_TIM_CHANNEL_CH4 * @retval None */ __STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels) { CLEAR_BIT(TIMx->CCER, Channels); } /** * @brief Indicate whether channel(s) is(are) enabled. * @rmtoll CCER CC1E LL_TIM_CC_IsEnabledChannel\n * CCER CC1NE LL_TIM_CC_IsEnabledChannel\n * CCER CC2E LL_TIM_CC_IsEnabledChannel\n * CCER CC2NE LL_TIM_CC_IsEnabledChannel\n * CCER CC3E LL_TIM_CC_IsEnabledChannel\n * CCER CC3NE LL_TIM_CC_IsEnabledChannel\n * CCER CC4E LL_TIM_CC_IsEnabledChannel * @param TIMx Timer instance * @param Channels This parameter can be a combination of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH1N * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH2N * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH3N * @arg @ref LL_TIM_CHANNEL_CH4 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(const TIM_TypeDef *TIMx, uint32_t Channels) { return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL); } /** * @} */ /** @defgroup TIM_LL_EF_Output_Channel Output channel configuration * @{ */ /** * @brief Configure an output channel. * @rmtoll CCMR1 CC1S LL_TIM_OC_ConfigOutput\n * CCMR1 CC2S LL_TIM_OC_ConfigOutput\n * CCMR2 CC3S LL_TIM_OC_ConfigOutput\n * CCMR2 CC4S LL_TIM_OC_ConfigOutput\n * CCER CC1P LL_TIM_OC_ConfigOutput\n * CCER CC2P LL_TIM_OC_ConfigOutput\n * CCER CC3P LL_TIM_OC_ConfigOutput\n * CCER CC4P LL_TIM_OC_ConfigOutput\n * CR2 OIS1 LL_TIM_OC_ConfigOutput\n * CR2 OIS2 LL_TIM_OC_ConfigOutput\n * CR2 OIS3 LL_TIM_OC_ConfigOutput\n * CR2 OIS4 LL_TIM_OC_ConfigOutput * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @param Configuration This parameter must be a combination of all the following values: * @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW * @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH * @retval None */ __STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel])); MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]), (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]); MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]), (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]); } /** * @brief Define the behavior of the output reference signal OCxREF from which * OCx and OCxN (when relevant) are derived. * @rmtoll CCMR1 OC1M LL_TIM_OC_SetMode\n * CCMR1 OC2M LL_TIM_OC_SetMode\n * CCMR2 OC3M LL_TIM_OC_SetMode\n * CCMR2 OC4M LL_TIM_OC_SetMode * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @param Mode This parameter can be one of the following values: * @arg @ref LL_TIM_OCMODE_FROZEN * @arg @ref LL_TIM_OCMODE_ACTIVE * @arg @ref LL_TIM_OCMODE_INACTIVE * @arg @ref LL_TIM_OCMODE_TOGGLE * @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE * @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE * @arg @ref LL_TIM_OCMODE_PWM1 * @arg @ref LL_TIM_OCMODE_PWM2 * @retval None */ __STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]); } /** * @brief Get the output compare mode of an output channel. * @rmtoll CCMR1 OC1M LL_TIM_OC_GetMode\n * CCMR1 OC2M LL_TIM_OC_GetMode\n * CCMR2 OC3M LL_TIM_OC_GetMode\n * CCMR2 OC4M LL_TIM_OC_GetMode * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_OCMODE_FROZEN * @arg @ref LL_TIM_OCMODE_ACTIVE * @arg @ref LL_TIM_OCMODE_INACTIVE * @arg @ref LL_TIM_OCMODE_TOGGLE * @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE * @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE * @arg @ref LL_TIM_OCMODE_PWM1 * @arg @ref LL_TIM_OCMODE_PWM2 */ __STATIC_INLINE uint32_t LL_TIM_OC_GetMode(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT_TAB_OCxx[iChannel]); } /** * @brief Set the polarity of an output channel. * @rmtoll CCER CC1P LL_TIM_OC_SetPolarity\n * CCER CC1NP LL_TIM_OC_SetPolarity\n * CCER CC2P LL_TIM_OC_SetPolarity\n * CCER CC2NP LL_TIM_OC_SetPolarity\n * CCER CC3P LL_TIM_OC_SetPolarity\n * CCER CC3NP LL_TIM_OC_SetPolarity\n * CCER CC4P LL_TIM_OC_SetPolarity * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH1N * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH2N * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH3N * @arg @ref LL_TIM_CHANNEL_CH4 * @param Polarity This parameter can be one of the following values: * @arg @ref LL_TIM_OCPOLARITY_HIGH * @arg @ref LL_TIM_OCPOLARITY_LOW * @retval None */ __STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]), Polarity << SHIFT_TAB_CCxP[iChannel]); } /** * @brief Get the polarity of an output channel. * @rmtoll CCER CC1P LL_TIM_OC_GetPolarity\n * CCER CC1NP LL_TIM_OC_GetPolarity\n * CCER CC2P LL_TIM_OC_GetPolarity\n * CCER CC2NP LL_TIM_OC_GetPolarity\n * CCER CC3P LL_TIM_OC_GetPolarity\n * CCER CC3NP LL_TIM_OC_GetPolarity\n * CCER CC4P LL_TIM_OC_GetPolarity * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH1N * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH2N * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH3N * @arg @ref LL_TIM_CHANNEL_CH4 * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_OCPOLARITY_HIGH * @arg @ref LL_TIM_OCPOLARITY_LOW */ __STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChannel]); } /** * @brief Set the IDLE state of an output channel * @note This function is significant only for the timer instances * supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx) * can be used to check whether or not a timer instance provides * a break input. * @rmtoll CR2 OIS1 LL_TIM_OC_SetIdleState\n * CR2 OIS1N LL_TIM_OC_SetIdleState\n * CR2 OIS2 LL_TIM_OC_SetIdleState\n * CR2 OIS2N LL_TIM_OC_SetIdleState\n * CR2 OIS3 LL_TIM_OC_SetIdleState\n * CR2 OIS3N LL_TIM_OC_SetIdleState\n * CR2 OIS4 LL_TIM_OC_SetIdleState * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH1N * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH2N * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH3N * @arg @ref LL_TIM_CHANNEL_CH4 * @param IdleState This parameter can be one of the following values: * @arg @ref LL_TIM_OCIDLESTATE_LOW * @arg @ref LL_TIM_OCIDLESTATE_HIGH * @retval None */ __STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]), IdleState << SHIFT_TAB_OISx[iChannel]); } /** * @brief Get the IDLE state of an output channel * @rmtoll CR2 OIS1 LL_TIM_OC_GetIdleState\n * CR2 OIS1N LL_TIM_OC_GetIdleState\n * CR2 OIS2 LL_TIM_OC_GetIdleState\n * CR2 OIS2N LL_TIM_OC_GetIdleState\n * CR2 OIS3 LL_TIM_OC_GetIdleState\n * CR2 OIS3N LL_TIM_OC_GetIdleState\n * CR2 OIS4 LL_TIM_OC_GetIdleState * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH1N * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH2N * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH3N * @arg @ref LL_TIM_CHANNEL_CH4 * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_OCIDLESTATE_LOW * @arg @ref LL_TIM_OCIDLESTATE_HIGH */ __STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChannel]); } /** * @brief Enable fast mode for the output channel. * @note Acts only if the channel is configured in PWM1 or PWM2 mode. * @rmtoll CCMR1 OC1FE LL_TIM_OC_EnableFast\n * CCMR1 OC2FE LL_TIM_OC_EnableFast\n * CCMR2 OC3FE LL_TIM_OC_EnableFast\n * CCMR2 OC4FE LL_TIM_OC_EnableFast * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval None */ __STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel])); } /** * @brief Disable fast mode for the output channel. * @rmtoll CCMR1 OC1FE LL_TIM_OC_DisableFast\n * CCMR1 OC2FE LL_TIM_OC_DisableFast\n * CCMR2 OC3FE LL_TIM_OC_DisableFast\n * CCMR2 OC4FE LL_TIM_OC_DisableFast * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval None */ __STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel])); } /** * @brief Indicates whether fast mode is enabled for the output channel. * @rmtoll CCMR1 OC1FE LL_TIM_OC_IsEnabledFast\n * CCMR1 OC2FE LL_TIM_OC_IsEnabledFast\n * CCMR2 OC3FE LL_TIM_OC_IsEnabledFast\n * CCMR2 OC4FE LL_TIM_OC_IsEnabledFast\n * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]; return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL); } /** * @brief Enable compare register (TIMx_CCRx) preload for the output channel. * @rmtoll CCMR1 OC1PE LL_TIM_OC_EnablePreload\n * CCMR1 OC2PE LL_TIM_OC_EnablePreload\n * CCMR2 OC3PE LL_TIM_OC_EnablePreload\n * CCMR2 OC4PE LL_TIM_OC_EnablePreload * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval None */ __STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel])); } /** * @brief Disable compare register (TIMx_CCRx) preload for the output channel. * @rmtoll CCMR1 OC1PE LL_TIM_OC_DisablePreload\n * CCMR1 OC2PE LL_TIM_OC_DisablePreload\n * CCMR2 OC3PE LL_TIM_OC_DisablePreload\n * CCMR2 OC4PE LL_TIM_OC_DisablePreload * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval None */ __STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel])); } /** * @brief Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel. * @rmtoll CCMR1 OC1PE LL_TIM_OC_IsEnabledPreload\n * CCMR1 OC2PE LL_TIM_OC_IsEnabledPreload\n * CCMR2 OC3PE LL_TIM_OC_IsEnabledPreload\n * CCMR2 OC4PE LL_TIM_OC_IsEnabledPreload\n * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]; return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL); } /** * @brief Enable clearing the output channel on an external event. * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode. * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether * or not a timer instance can clear the OCxREF signal on an external event. * @rmtoll CCMR1 OC1CE LL_TIM_OC_EnableClear\n * CCMR1 OC2CE LL_TIM_OC_EnableClear\n * CCMR2 OC3CE LL_TIM_OC_EnableClear\n * CCMR2 OC4CE LL_TIM_OC_EnableClear * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval None */ __STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel])); } /** * @brief Disable clearing the output channel on an external event. * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether * or not a timer instance can clear the OCxREF signal on an external event. * @rmtoll CCMR1 OC1CE LL_TIM_OC_DisableClear\n * CCMR1 OC2CE LL_TIM_OC_DisableClear\n * CCMR2 OC3CE LL_TIM_OC_DisableClear\n * CCMR2 OC4CE LL_TIM_OC_DisableClear * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval None */ __STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel])); } /** * @brief Indicates clearing the output channel on an external event is enabled for the output channel. * @note This function enables clearing the output channel on an external event. * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode. * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether * or not a timer instance can clear the OCxREF signal on an external event. * @rmtoll CCMR1 OC1CE LL_TIM_OC_IsEnabledClear\n * CCMR1 OC2CE LL_TIM_OC_IsEnabledClear\n * CCMR2 OC3CE LL_TIM_OC_IsEnabledClear\n * CCMR2 OC4CE LL_TIM_OC_IsEnabledClear\n * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]; return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL); } /** * @brief Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge of * the Ocx and OCxN signals). * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * dead-time insertion feature is supported by a timer instance. * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter * @rmtoll BDTR DTG LL_TIM_OC_SetDeadTime * @param TIMx Timer instance * @param DeadTime between Min_Data=0 and Max_Data=255 * @retval None */ __STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime) { MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime); } /** * @brief Set compare value for output channel 1 (TIMx_CCR1). * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not * output channel 1 is supported by a timer instance. * @rmtoll CCR1 CCR1 LL_TIM_OC_SetCompareCH1 * @param TIMx Timer instance * @param CompareValue between Min_Data=0 and Max_Data=65535 * @retval None */ __STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue) { WRITE_REG(TIMx->CCR1, CompareValue); } /** * @brief Set compare value for output channel 2 (TIMx_CCR2). * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not * output channel 2 is supported by a timer instance. * @rmtoll CCR2 CCR2 LL_TIM_OC_SetCompareCH2 * @param TIMx Timer instance * @param CompareValue between Min_Data=0 and Max_Data=65535 * @retval None */ __STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue) { WRITE_REG(TIMx->CCR2, CompareValue); } /** * @brief Set compare value for output channel 3 (TIMx_CCR3). * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not * output channel is supported by a timer instance. * @rmtoll CCR3 CCR3 LL_TIM_OC_SetCompareCH3 * @param TIMx Timer instance * @param CompareValue between Min_Data=0 and Max_Data=65535 * @retval None */ __STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue) { WRITE_REG(TIMx->CCR3, CompareValue); } /** * @brief Set compare value for output channel 4 (TIMx_CCR4). * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not * output channel 4 is supported by a timer instance. * @rmtoll CCR4 CCR4 LL_TIM_OC_SetCompareCH4 * @param TIMx Timer instance * @param CompareValue between Min_Data=0 and Max_Data=65535 * @retval None */ __STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue) { WRITE_REG(TIMx->CCR4, CompareValue); } /** * @brief Get compare value (TIMx_CCR1) set for output channel 1. * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not * output channel 1 is supported by a timer instance. * @rmtoll CCR1 CCR1 LL_TIM_OC_GetCompareCH1 * @param TIMx Timer instance * @retval CompareValue (between Min_Data=0 and Max_Data=65535) */ __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->CCR1)); } /** * @brief Get compare value (TIMx_CCR2) set for output channel 2. * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not * output channel 2 is supported by a timer instance. * @rmtoll CCR2 CCR2 LL_TIM_OC_GetCompareCH2 * @param TIMx Timer instance * @retval CompareValue (between Min_Data=0 and Max_Data=65535) */ __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->CCR2)); } /** * @brief Get compare value (TIMx_CCR3) set for output channel 3. * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not * output channel 3 is supported by a timer instance. * @rmtoll CCR3 CCR3 LL_TIM_OC_GetCompareCH3 * @param TIMx Timer instance * @retval CompareValue (between Min_Data=0 and Max_Data=65535) */ __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->CCR3)); } /** * @brief Get compare value (TIMx_CCR4) set for output channel 4. * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not * output channel 4 is supported by a timer instance. * @rmtoll CCR4 CCR4 LL_TIM_OC_GetCompareCH4 * @param TIMx Timer instance * @retval CompareValue (between Min_Data=0 and Max_Data=65535) */ __STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->CCR4)); } /** * @} */ /** @defgroup TIM_LL_EF_Input_Channel Input channel configuration * @{ */ /** * @brief Configure input channel. * @rmtoll CCMR1 CC1S LL_TIM_IC_Config\n * CCMR1 IC1PSC LL_TIM_IC_Config\n * CCMR1 IC1F LL_TIM_IC_Config\n * CCMR1 CC2S LL_TIM_IC_Config\n * CCMR1 IC2PSC LL_TIM_IC_Config\n * CCMR1 IC2F LL_TIM_IC_Config\n * CCMR2 CC3S LL_TIM_IC_Config\n * CCMR2 IC3PSC LL_TIM_IC_Config\n * CCMR2 IC3F LL_TIM_IC_Config\n * CCMR2 CC4S LL_TIM_IC_Config\n * CCMR2 IC4PSC LL_TIM_IC_Config\n * CCMR2 IC4F LL_TIM_IC_Config\n * CCER CC1P LL_TIM_IC_Config\n * CCER CC1NP LL_TIM_IC_Config\n * CCER CC2P LL_TIM_IC_Config\n * CCER CC2NP LL_TIM_IC_Config\n * CCER CC3P LL_TIM_IC_Config\n * CCER CC3NP LL_TIM_IC_Config\n * CCER CC4P LL_TIM_IC_Config\n * CCER CC4NP LL_TIM_IC_Config * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @param Configuration This parameter must be a combination of all the following values: * @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC * @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8 * @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8 * @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_IC_POLARITY_BOTHEDGE * @retval None */ __STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S)) \ << SHIFT_TAB_ICxx[iChannel]); MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]), (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]); } /** * @brief Set the active input. * @rmtoll CCMR1 CC1S LL_TIM_IC_SetActiveInput\n * CCMR1 CC2S LL_TIM_IC_SetActiveInput\n * CCMR2 CC3S LL_TIM_IC_SetActiveInput\n * CCMR2 CC4S LL_TIM_IC_SetActiveInput * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @param ICActiveInput This parameter can be one of the following values: * @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI * @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI * @arg @ref LL_TIM_ACTIVEINPUT_TRC * @retval None */ __STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]); } /** * @brief Get the current active input. * @rmtoll CCMR1 CC1S LL_TIM_IC_GetActiveInput\n * CCMR1 CC2S LL_TIM_IC_GetActiveInput\n * CCMR2 CC3S LL_TIM_IC_GetActiveInput\n * CCMR2 CC4S LL_TIM_IC_GetActiveInput * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI * @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI * @arg @ref LL_TIM_ACTIVEINPUT_TRC */ __STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U); } /** * @brief Set the prescaler of input channel. * @rmtoll CCMR1 IC1PSC LL_TIM_IC_SetPrescaler\n * CCMR1 IC2PSC LL_TIM_IC_SetPrescaler\n * CCMR2 IC3PSC LL_TIM_IC_SetPrescaler\n * CCMR2 IC4PSC LL_TIM_IC_SetPrescaler * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @param ICPrescaler This parameter can be one of the following values: * @arg @ref LL_TIM_ICPSC_DIV1 * @arg @ref LL_TIM_ICPSC_DIV2 * @arg @ref LL_TIM_ICPSC_DIV4 * @arg @ref LL_TIM_ICPSC_DIV8 * @retval None */ __STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]); } /** * @brief Get the current prescaler value acting on an input channel. * @rmtoll CCMR1 IC1PSC LL_TIM_IC_GetPrescaler\n * CCMR1 IC2PSC LL_TIM_IC_GetPrescaler\n * CCMR2 IC3PSC LL_TIM_IC_GetPrescaler\n * CCMR2 IC4PSC LL_TIM_IC_GetPrescaler * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_ICPSC_DIV1 * @arg @ref LL_TIM_ICPSC_DIV2 * @arg @ref LL_TIM_ICPSC_DIV4 * @arg @ref LL_TIM_ICPSC_DIV8 */ __STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U); } /** * @brief Set the input filter duration. * @rmtoll CCMR1 IC1F LL_TIM_IC_SetFilter\n * CCMR1 IC2F LL_TIM_IC_SetFilter\n * CCMR2 IC3F LL_TIM_IC_SetFilter\n * CCMR2 IC4F LL_TIM_IC_SetFilter * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @param ICFilter This parameter can be one of the following values: * @arg @ref LL_TIM_IC_FILTER_FDIV1 * @arg @ref LL_TIM_IC_FILTER_FDIV1_N2 * @arg @ref LL_TIM_IC_FILTER_FDIV1_N4 * @arg @ref LL_TIM_IC_FILTER_FDIV1_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV2_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV2_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV4_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV4_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV8_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV8_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV16_N5 * @arg @ref LL_TIM_IC_FILTER_FDIV16_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV16_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV32_N5 * @arg @ref LL_TIM_IC_FILTER_FDIV32_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV32_N8 * @retval None */ __STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]); } /** * @brief Get the input filter duration. * @rmtoll CCMR1 IC1F LL_TIM_IC_GetFilter\n * CCMR1 IC2F LL_TIM_IC_GetFilter\n * CCMR2 IC3F LL_TIM_IC_GetFilter\n * CCMR2 IC4F LL_TIM_IC_GetFilter * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_IC_FILTER_FDIV1 * @arg @ref LL_TIM_IC_FILTER_FDIV1_N2 * @arg @ref LL_TIM_IC_FILTER_FDIV1_N4 * @arg @ref LL_TIM_IC_FILTER_FDIV1_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV2_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV2_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV4_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV4_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV8_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV8_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV16_N5 * @arg @ref LL_TIM_IC_FILTER_FDIV16_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV16_N8 * @arg @ref LL_TIM_IC_FILTER_FDIV32_N5 * @arg @ref LL_TIM_IC_FILTER_FDIV32_N6 * @arg @ref LL_TIM_IC_FILTER_FDIV32_N8 */ __STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U); } /** * @brief Set the input channel polarity. * @rmtoll CCER CC1P LL_TIM_IC_SetPolarity\n * CCER CC1NP LL_TIM_IC_SetPolarity\n * CCER CC2P LL_TIM_IC_SetPolarity\n * CCER CC2NP LL_TIM_IC_SetPolarity\n * CCER CC3P LL_TIM_IC_SetPolarity\n * CCER CC3NP LL_TIM_IC_SetPolarity\n * CCER CC4P LL_TIM_IC_SetPolarity\n * CCER CC4NP LL_TIM_IC_SetPolarity * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @param ICPolarity This parameter can be one of the following values: * @arg @ref LL_TIM_IC_POLARITY_RISING * @arg @ref LL_TIM_IC_POLARITY_FALLING * @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE * @retval None */ __STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]), ICPolarity << SHIFT_TAB_CCxP[iChannel]); } /** * @brief Get the current input channel polarity. * @rmtoll CCER CC1P LL_TIM_IC_GetPolarity\n * CCER CC1NP LL_TIM_IC_GetPolarity\n * CCER CC2P LL_TIM_IC_GetPolarity\n * CCER CC2NP LL_TIM_IC_GetPolarity\n * CCER CC3P LL_TIM_IC_GetPolarity\n * CCER CC3NP LL_TIM_IC_GetPolarity\n * CCER CC4P LL_TIM_IC_GetPolarity\n * CCER CC4NP LL_TIM_IC_GetPolarity * @param TIMx Timer instance * @param Channel This parameter can be one of the following values: * @arg @ref LL_TIM_CHANNEL_CH1 * @arg @ref LL_TIM_CHANNEL_CH2 * @arg @ref LL_TIM_CHANNEL_CH3 * @arg @ref LL_TIM_CHANNEL_CH4 * @retval Returned value can be one of the following values: * @arg @ref LL_TIM_IC_POLARITY_RISING * @arg @ref LL_TIM_IC_POLARITY_FALLING * @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE */ __STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(const TIM_TypeDef *TIMx, uint32_t Channel) { uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChannel]); } /** * @brief Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination). * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides an XOR input. * @rmtoll CR2 TI1S LL_TIM_IC_EnableXORCombination * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx) { SET_BIT(TIMx->CR2, TIM_CR2_TI1S); } /** * @brief Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input. * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides an XOR input. * @rmtoll CR2 TI1S LL_TIM_IC_DisableXORCombination * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S); } /** * @brief Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input. * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides an XOR input. * @rmtoll CR2 TI1S LL_TIM_IC_IsEnabledXORCombination * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL); } /** * @brief Get captured value for input channel 1. * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not * input channel 1 is supported by a timer instance. * @rmtoll CCR1 CCR1 LL_TIM_IC_GetCaptureCH1 * @param TIMx Timer instance * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) */ __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->CCR1)); } /** * @brief Get captured value for input channel 2. * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not * input channel 2 is supported by a timer instance. * @rmtoll CCR2 CCR2 LL_TIM_IC_GetCaptureCH2 * @param TIMx Timer instance * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) */ __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->CCR2)); } /** * @brief Get captured value for input channel 3. * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not * input channel 3 is supported by a timer instance. * @rmtoll CCR3 CCR3 LL_TIM_IC_GetCaptureCH3 * @param TIMx Timer instance * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) */ __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->CCR3)); } /** * @brief Get captured value for input channel 4. * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports a 32 bits counter. * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not * input channel 4 is supported by a timer instance. * @rmtoll CCR4 CCR4 LL_TIM_IC_GetCaptureCH4 * @param TIMx Timer instance * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) */ __STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(const TIM_TypeDef *TIMx) { return (uint32_t)(READ_REG(TIMx->CCR4)); } /** * @} */ /** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection * @{ */ /** * @brief Enable external clock mode 2. * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal. * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports external clock mode2. * @rmtoll SMCR ECE LL_TIM_EnableExternalClock * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx) { SET_BIT(TIMx->SMCR, TIM_SMCR_ECE); } /** * @brief Disable external clock mode 2. * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports external clock mode2. * @rmtoll SMCR ECE LL_TIM_DisableExternalClock * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE); } /** * @brief Indicate whether external clock mode 2 is enabled. * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports external clock mode2. * @rmtoll SMCR ECE LL_TIM_IsEnabledExternalClock * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL); } /** * @brief Set the clock source of the counter clock. * @note when selected clock source is external clock mode 1, the timer input * the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput() * function. This timer input must be configured by calling * the @ref LL_TIM_IC_Config() function. * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports external clock mode1. * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports external clock mode2. * @rmtoll SMCR SMS LL_TIM_SetClockSource\n * SMCR ECE LL_TIM_SetClockSource * @param TIMx Timer instance * @param ClockSource This parameter can be one of the following values: * @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL * @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1 * @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2 * @retval None */ __STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource) { MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource); } /** * @brief Set the encoder interface mode. * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check * whether or not a timer instance supports the encoder mode. * @rmtoll SMCR SMS LL_TIM_SetEncoderMode * @param TIMx Timer instance * @param EncoderMode This parameter can be one of the following values: * @arg @ref LL_TIM_ENCODERMODE_X2_TI1 * @arg @ref LL_TIM_ENCODERMODE_X2_TI2 * @arg @ref LL_TIM_ENCODERMODE_X4_TI12 * @retval None */ __STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode) { MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode); } /** * @} */ /** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration * @{ */ /** * @brief Set the trigger output (TRGO) used for timer synchronization . * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check * whether or not a timer instance can operate as a master timer. * @rmtoll CR2 MMS LL_TIM_SetTriggerOutput * @param TIMx Timer instance * @param TimerSynchronization This parameter can be one of the following values: * @arg @ref LL_TIM_TRGO_RESET * @arg @ref LL_TIM_TRGO_ENABLE * @arg @ref LL_TIM_TRGO_UPDATE * @arg @ref LL_TIM_TRGO_CC1IF * @arg @ref LL_TIM_TRGO_OC1REF * @arg @ref LL_TIM_TRGO_OC2REF * @arg @ref LL_TIM_TRGO_OC3REF * @arg @ref LL_TIM_TRGO_OC4REF * @retval None */ __STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization) { MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization); } /** * @brief Set the synchronization mode of a slave timer. * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not * a timer instance can operate as a slave timer. * @rmtoll SMCR SMS LL_TIM_SetSlaveMode * @param TIMx Timer instance * @param SlaveMode This parameter can be one of the following values: * @arg @ref LL_TIM_SLAVEMODE_DISABLED * @arg @ref LL_TIM_SLAVEMODE_RESET * @arg @ref LL_TIM_SLAVEMODE_GATED * @arg @ref LL_TIM_SLAVEMODE_TRIGGER * @retval None */ __STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode) { MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode); } /** * @brief Set the selects the trigger input to be used to synchronize the counter. * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not * a timer instance can operate as a slave timer. * @rmtoll SMCR TS LL_TIM_SetTriggerInput * @param TIMx Timer instance * @param TriggerInput This parameter can be one of the following values: * @arg @ref LL_TIM_TS_ITR0 * @arg @ref LL_TIM_TS_ITR1 * @arg @ref LL_TIM_TS_ITR2 * @arg @ref LL_TIM_TS_ITR3 * @arg @ref LL_TIM_TS_TI1F_ED * @arg @ref LL_TIM_TS_TI1FP1 * @arg @ref LL_TIM_TS_TI2FP2 * @arg @ref LL_TIM_TS_ETRF * @retval None */ __STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput) { MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput); } /** * @brief Enable the Master/Slave mode. * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not * a timer instance can operate as a slave timer. * @rmtoll SMCR MSM LL_TIM_EnableMasterSlaveMode * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx) { SET_BIT(TIMx->SMCR, TIM_SMCR_MSM); } /** * @brief Disable the Master/Slave mode. * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not * a timer instance can operate as a slave timer. * @rmtoll SMCR MSM LL_TIM_DisableMasterSlaveMode * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM); } /** * @brief Indicates whether the Master/Slave mode is enabled. * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not * a timer instance can operate as a slave timer. * @rmtoll SMCR MSM LL_TIM_IsEnabledMasterSlaveMode * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL); } /** * @brief Configure the external trigger (ETR) input. * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides an external trigger input. * @rmtoll SMCR ETP LL_TIM_ConfigETR\n * SMCR ETPS LL_TIM_ConfigETR\n * SMCR ETF LL_TIM_ConfigETR * @param TIMx Timer instance * @param ETRPolarity This parameter can be one of the following values: * @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED * @arg @ref LL_TIM_ETR_POLARITY_INVERTED * @param ETRPrescaler This parameter can be one of the following values: * @arg @ref LL_TIM_ETR_PRESCALER_DIV1 * @arg @ref LL_TIM_ETR_PRESCALER_DIV2 * @arg @ref LL_TIM_ETR_PRESCALER_DIV4 * @arg @ref LL_TIM_ETR_PRESCALER_DIV8 * @param ETRFilter This parameter can be one of the following values: * @arg @ref LL_TIM_ETR_FILTER_FDIV1 * @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2 * @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4 * @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8 * @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6 * @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8 * @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6 * @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8 * @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6 * @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8 * @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5 * @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6 * @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8 * @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5 * @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6 * @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8 * @retval None */ __STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler, uint32_t ETRFilter) { MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter); } /** * @} */ /** @defgroup TIM_LL_EF_Break_Function Break function configuration * @{ */ /** * @brief Enable the break function. * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @rmtoll BDTR BKE LL_TIM_EnableBRK * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx) { __IO uint32_t tmpreg; SET_BIT(TIMx->BDTR, TIM_BDTR_BKE); /* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. */ tmpreg = READ_REG(TIMx->BDTR); (void)(tmpreg); } /** * @brief Disable the break function. * @rmtoll BDTR BKE LL_TIM_DisableBRK * @param TIMx Timer instance * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @retval None */ __STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx) { __IO uint32_t tmpreg; CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE); /* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. */ tmpreg = READ_REG(TIMx->BDTR); (void)(tmpreg); } /** * @brief Configure the break input. * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @rmtoll BDTR BKP LL_TIM_ConfigBRK * @param TIMx Timer instance * @param BreakPolarity This parameter can be one of the following values: * @arg @ref LL_TIM_BREAK_POLARITY_LOW * @arg @ref LL_TIM_BREAK_POLARITY_HIGH * @retval None */ __STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity) { __IO uint32_t tmpreg; MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP, BreakPolarity); /* Note: Any write operation to BKP bit takes a delay of 1 APB clock cycle to become effective. */ tmpreg = READ_REG(TIMx->BDTR); (void)(tmpreg); } /** * @brief Select the outputs off state (enabled v.s. disabled) in Idle and Run modes. * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @rmtoll BDTR OSSI LL_TIM_SetOffStates\n * BDTR OSSR LL_TIM_SetOffStates * @param TIMx Timer instance * @param OffStateIdle This parameter can be one of the following values: * @arg @ref LL_TIM_OSSI_DISABLE * @arg @ref LL_TIM_OSSI_ENABLE * @param OffStateRun This parameter can be one of the following values: * @arg @ref LL_TIM_OSSR_DISABLE * @arg @ref LL_TIM_OSSR_ENABLE * @retval None */ __STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun) { MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun); } /** * @brief Enable automatic output (MOE can be set by software or automatically when a break input is active). * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @rmtoll BDTR AOE LL_TIM_EnableAutomaticOutput * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx) { SET_BIT(TIMx->BDTR, TIM_BDTR_AOE); } /** * @brief Disable automatic output (MOE can be set only by software). * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @rmtoll BDTR AOE LL_TIM_DisableAutomaticOutput * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE); } /** * @brief Indicate whether automatic output is enabled. * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @rmtoll BDTR AOE LL_TIM_IsEnabledAutomaticOutput * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL); } /** * @brief Enable the outputs (set the MOE bit in TIMx_BDTR register). * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by * software and is reset in case of break or break2 event * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @rmtoll BDTR MOE LL_TIM_EnableAllOutputs * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx) { SET_BIT(TIMx->BDTR, TIM_BDTR_MOE); } /** * @brief Disable the outputs (reset the MOE bit in TIMx_BDTR register). * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by * software and is reset in case of break or break2 event. * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @rmtoll BDTR MOE LL_TIM_DisableAllOutputs * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE); } /** * @brief Indicates whether outputs are enabled. * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not * a timer instance provides a break input. * @rmtoll BDTR MOE LL_TIM_IsEnabledAllOutputs * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL); } /** * @} */ /** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration * @{ */ /** * @brief Configures the timer DMA burst feature. * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or * not a timer instance supports the DMA burst mode. * @rmtoll DCR DBL LL_TIM_ConfigDMABurst\n * DCR DBA LL_TIM_ConfigDMABurst * @param TIMx Timer instance * @param DMABurstBaseAddress This parameter can be one of the following values: * @arg @ref LL_TIM_DMABURST_BASEADDR_CR1 * @arg @ref LL_TIM_DMABURST_BASEADDR_CR2 * @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR * @arg @ref LL_TIM_DMABURST_BASEADDR_DIER * @arg @ref LL_TIM_DMABURST_BASEADDR_SR * @arg @ref LL_TIM_DMABURST_BASEADDR_EGR * @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1 * @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2 * @arg @ref LL_TIM_DMABURST_BASEADDR_CCER * @arg @ref LL_TIM_DMABURST_BASEADDR_CNT * @arg @ref LL_TIM_DMABURST_BASEADDR_PSC * @arg @ref LL_TIM_DMABURST_BASEADDR_ARR * @arg @ref LL_TIM_DMABURST_BASEADDR_RCR * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1 * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2 * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3 * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4 * @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR * @param DMABurstLength This parameter can be one of the following values: * @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER * @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS * @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS * @retval None */ __STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength) { MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength)); } /** * @} */ /** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping * @{ */ /** * @brief Remap TIM inputs (input channel, internal/external triggers). * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not * a some timer inputs can be remapped. * @rmtoll TIM1_OR ITR2_RMP LL_TIM_SetRemap\n * TIM2_OR ITR1_RMP LL_TIM_SetRemap\n * TIM5_OR ITR1_RMP LL_TIM_SetRemap\n * TIM5_OR TI4_RMP LL_TIM_SetRemap\n * TIM9_OR ITR1_RMP LL_TIM_SetRemap\n * TIM11_OR TI1_RMP LL_TIM_SetRemap\n * LPTIM1_OR OR LL_TIM_SetRemap * @param TIMx Timer instance * @param Remap Remap param depends on the TIMx. Description available only * in CHM version of the User Manual (not in .pdf). * Otherwise see Reference Manual description of OR registers. * * Below description summarizes "Timer Instance" and "Remap" param combinations: * * TIM1: one of the following values * * ITR2_RMP can be one of the following values * @arg @ref LL_TIM_TIM1_ITR2_RMP_TIM3_TRGO (*) * @arg @ref LL_TIM_TIM1_ITR2_RMP_LPTIM (*) * * TIM2: one of the following values * * ITR1_RMP can be one of the following values * @arg @ref LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO * @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF * @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF * * TIM5: one of the following values * * @arg @ref LL_TIM_TIM5_TI4_RMP_GPIO * @arg @ref LL_TIM_TIM5_TI4_RMP_LSI * @arg @ref LL_TIM_TIM5_TI4_RMP_LSE * @arg @ref LL_TIM_TIM5_TI4_RMP_RTC * @arg @ref LL_TIM_TIM5_ITR1_RMP_TIM3_TRGO (*) * @arg @ref LL_TIM_TIM5_ITR1_RMP_LPTIM (*) * * TIM9: one of the following values * * ITR1_RMP can be one of the following values * @arg @ref LL_TIM_TIM9_ITR1_RMP_TIM3_TRGO (*) * @arg @ref LL_TIM_TIM9_ITR1_RMP_LPTIM (*) * * TIM11: one of the following values * * @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO * @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO1 (*) * @arg @ref LL_TIM_TIM11_TI1_RMP_HSE_RTC * @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO2 * @arg @ref LL_TIM_TIM11_TI1_RMP_SPDIFRX (*) * * (*) Value not defined in all devices. \n * * @retval None */ __STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap) { #if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM9_ITR1_RMP) if ((Remap & LL_TIM_LPTIM_REMAP_MASK) == LL_TIM_LPTIM_REMAP_MASK) { /* Connect TIMx internal trigger to LPTIM1 output */ SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN); MODIFY_REG(LPTIM1->OR, (LPTIM_OR_TIM1_ITR2_RMP | LPTIM_OR_TIM5_ITR1_RMP | LPTIM_OR_TIM9_ITR1_RMP), Remap & ~(LL_TIM_LPTIM_REMAP_MASK)); } else { MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK)); } #else MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK)); #endif /* LPTIM_OR_TIM1_ITR2_RMP && LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */ } /** * @} */ /** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management * @{ */ /** * @brief Clear the update interrupt flag (UIF). * @rmtoll SR UIF LL_TIM_ClearFlag_UPDATE * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_UIF)); } /** * @brief Indicate whether update interrupt flag (UIF) is set (update interrupt is pending). * @rmtoll SR UIF LL_TIM_IsActiveFlag_UPDATE * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL); } /** * @brief Clear the Capture/Compare 1 interrupt flag (CC1F). * @rmtoll SR CC1IF LL_TIM_ClearFlag_CC1 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF)); } /** * @brief Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending). * @rmtoll SR CC1IF LL_TIM_IsActiveFlag_CC1 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL); } /** * @brief Clear the Capture/Compare 2 interrupt flag (CC2F). * @rmtoll SR CC2IF LL_TIM_ClearFlag_CC2 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF)); } /** * @brief Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending). * @rmtoll SR CC2IF LL_TIM_IsActiveFlag_CC2 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL); } /** * @brief Clear the Capture/Compare 3 interrupt flag (CC3F). * @rmtoll SR CC3IF LL_TIM_ClearFlag_CC3 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF)); } /** * @brief Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending). * @rmtoll SR CC3IF LL_TIM_IsActiveFlag_CC3 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL); } /** * @brief Clear the Capture/Compare 4 interrupt flag (CC4F). * @rmtoll SR CC4IF LL_TIM_ClearFlag_CC4 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF)); } /** * @brief Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending). * @rmtoll SR CC4IF LL_TIM_IsActiveFlag_CC4 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL); } /** * @brief Clear the commutation interrupt flag (COMIF). * @rmtoll SR COMIF LL_TIM_ClearFlag_COM * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF)); } /** * @brief Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending). * @rmtoll SR COMIF LL_TIM_IsActiveFlag_COM * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL); } /** * @brief Clear the trigger interrupt flag (TIF). * @rmtoll SR TIF LL_TIM_ClearFlag_TRIG * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_TIF)); } /** * @brief Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending). * @rmtoll SR TIF LL_TIM_IsActiveFlag_TRIG * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL); } /** * @brief Clear the break interrupt flag (BIF). * @rmtoll SR BIF LL_TIM_ClearFlag_BRK * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_BIF)); } /** * @brief Indicate whether break interrupt flag (BIF) is set (break interrupt is pending). * @rmtoll SR BIF LL_TIM_IsActiveFlag_BRK * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL); } /** * @brief Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF). * @rmtoll SR CC1OF LL_TIM_ClearFlag_CC1OVR * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF)); } /** * @brief Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set * (Capture/Compare 1 interrupt is pending). * @rmtoll SR CC1OF LL_TIM_IsActiveFlag_CC1OVR * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL); } /** * @brief Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF). * @rmtoll SR CC2OF LL_TIM_ClearFlag_CC2OVR * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF)); } /** * @brief Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set * (Capture/Compare 2 over-capture interrupt is pending). * @rmtoll SR CC2OF LL_TIM_IsActiveFlag_CC2OVR * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL); } /** * @brief Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF). * @rmtoll SR CC3OF LL_TIM_ClearFlag_CC3OVR * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF)); } /** * @brief Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set * (Capture/Compare 3 over-capture interrupt is pending). * @rmtoll SR CC3OF LL_TIM_IsActiveFlag_CC3OVR * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL); } /** * @brief Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF). * @rmtoll SR CC4OF LL_TIM_ClearFlag_CC4OVR * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx) { WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF)); } /** * @brief Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set * (Capture/Compare 4 over-capture interrupt is pending). * @rmtoll SR CC4OF LL_TIM_IsActiveFlag_CC4OVR * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL); } /** * @} */ /** @defgroup TIM_LL_EF_IT_Management IT-Management * @{ */ /** * @brief Enable update interrupt (UIE). * @rmtoll DIER UIE LL_TIM_EnableIT_UPDATE * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_UIE); } /** * @brief Disable update interrupt (UIE). * @rmtoll DIER UIE LL_TIM_DisableIT_UPDATE * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE); } /** * @brief Indicates whether the update interrupt (UIE) is enabled. * @rmtoll DIER UIE LL_TIM_IsEnabledIT_UPDATE * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL); } /** * @brief Enable capture/compare 1 interrupt (CC1IE). * @rmtoll DIER CC1IE LL_TIM_EnableIT_CC1 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_CC1IE); } /** * @brief Disable capture/compare 1 interrupt (CC1IE). * @rmtoll DIER CC1IE LL_TIM_DisableIT_CC1 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE); } /** * @brief Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled. * @rmtoll DIER CC1IE LL_TIM_IsEnabledIT_CC1 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL); } /** * @brief Enable capture/compare 2 interrupt (CC2IE). * @rmtoll DIER CC2IE LL_TIM_EnableIT_CC2 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_CC2IE); } /** * @brief Disable capture/compare 2 interrupt (CC2IE). * @rmtoll DIER CC2IE LL_TIM_DisableIT_CC2 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2IE); } /** * @brief Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled. * @rmtoll DIER CC2IE LL_TIM_IsEnabledIT_CC2 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL); } /** * @brief Enable capture/compare 3 interrupt (CC3IE). * @rmtoll DIER CC3IE LL_TIM_EnableIT_CC3 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_CC3IE); } /** * @brief Disable capture/compare 3 interrupt (CC3IE). * @rmtoll DIER CC3IE LL_TIM_DisableIT_CC3 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3IE); } /** * @brief Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled. * @rmtoll DIER CC3IE LL_TIM_IsEnabledIT_CC3 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL); } /** * @brief Enable capture/compare 4 interrupt (CC4IE). * @rmtoll DIER CC4IE LL_TIM_EnableIT_CC4 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_CC4IE); } /** * @brief Disable capture/compare 4 interrupt (CC4IE). * @rmtoll DIER CC4IE LL_TIM_DisableIT_CC4 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4IE); } /** * @brief Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled. * @rmtoll DIER CC4IE LL_TIM_IsEnabledIT_CC4 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL); } /** * @brief Enable commutation interrupt (COMIE). * @rmtoll DIER COMIE LL_TIM_EnableIT_COM * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_COMIE); } /** * @brief Disable commutation interrupt (COMIE). * @rmtoll DIER COMIE LL_TIM_DisableIT_COM * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_COMIE); } /** * @brief Indicates whether the commutation interrupt (COMIE) is enabled. * @rmtoll DIER COMIE LL_TIM_IsEnabledIT_COM * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL); } /** * @brief Enable trigger interrupt (TIE). * @rmtoll DIER TIE LL_TIM_EnableIT_TRIG * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_TIE); } /** * @brief Disable trigger interrupt (TIE). * @rmtoll DIER TIE LL_TIM_DisableIT_TRIG * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE); } /** * @brief Indicates whether the trigger interrupt (TIE) is enabled. * @rmtoll DIER TIE LL_TIM_IsEnabledIT_TRIG * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL); } /** * @brief Enable break interrupt (BIE). * @rmtoll DIER BIE LL_TIM_EnableIT_BRK * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_BIE); } /** * @brief Disable break interrupt (BIE). * @rmtoll DIER BIE LL_TIM_DisableIT_BRK * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_BIE); } /** * @brief Indicates whether the break interrupt (BIE) is enabled. * @rmtoll DIER BIE LL_TIM_IsEnabledIT_BRK * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL); } /** * @} */ /** @defgroup TIM_LL_EF_DMA_Management DMA Management * @{ */ /** * @brief Enable update DMA request (UDE). * @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_UDE); } /** * @brief Disable update DMA request (UDE). * @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE); } /** * @brief Indicates whether the update DMA request (UDE) is enabled. * @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UPDATE * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_UDE) == (TIM_DIER_UDE)) ? 1UL : 0UL); } /** * @brief Enable capture/compare 1 DMA request (CC1DE). * @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_CC1DE); } /** * @brief Disable capture/compare 1 DMA request (CC1DE). * @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1DE); } /** * @brief Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. * @rmtoll DIER CC1DE LL_TIM_IsEnabledDMAReq_CC1 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE)) ? 1UL : 0UL); } /** * @brief Enable capture/compare 2 DMA request (CC2DE). * @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_CC2DE); } /** * @brief Disable capture/compare 2 DMA request (CC2DE). * @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2DE); } /** * @brief Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. * @rmtoll DIER CC2DE LL_TIM_IsEnabledDMAReq_CC2 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE)) ? 1UL : 0UL); } /** * @brief Enable capture/compare 3 DMA request (CC3DE). * @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_CC3DE); } /** * @brief Disable capture/compare 3 DMA request (CC3DE). * @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3DE); } /** * @brief Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. * @rmtoll DIER CC3DE LL_TIM_IsEnabledDMAReq_CC3 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE)) ? 1UL : 0UL); } /** * @brief Enable capture/compare 4 DMA request (CC4DE). * @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_CC4DE); } /** * @brief Disable capture/compare 4 DMA request (CC4DE). * @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE); } /** * @brief Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. * @rmtoll DIER CC4DE LL_TIM_IsEnabledDMAReq_CC4 * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE)) ? 1UL : 0UL); } /** * @brief Enable commutation DMA request (COMDE). * @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_COMDE); } /** * @brief Disable commutation DMA request (COMDE). * @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_COMDE); } /** * @brief Indicates whether the commutation DMA request (COMDE) is enabled. * @rmtoll DIER COMDE LL_TIM_IsEnabledDMAReq_COM * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE)) ? 1UL : 0UL); } /** * @brief Enable trigger interrupt (TDE). * @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx) { SET_BIT(TIMx->DIER, TIM_DIER_TDE); } /** * @brief Disable trigger interrupt (TDE). * @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx) { CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE); } /** * @brief Indicates whether the trigger interrupt (TDE) is enabled. * @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRIG * @param TIMx Timer instance * @retval State of bit (1 or 0). */ __STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(const TIM_TypeDef *TIMx) { return ((READ_BIT(TIMx->DIER, TIM_DIER_TDE) == (TIM_DIER_TDE)) ? 1UL : 0UL); } /** * @} */ /** @defgroup TIM_LL_EF_EVENT_Management EVENT-Management * @{ */ /** * @brief Generate an update event. * @rmtoll EGR UG LL_TIM_GenerateEvent_UPDATE * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx) { SET_BIT(TIMx->EGR, TIM_EGR_UG); } /** * @brief Generate Capture/Compare 1 event. * @rmtoll EGR CC1G LL_TIM_GenerateEvent_CC1 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx) { SET_BIT(TIMx->EGR, TIM_EGR_CC1G); } /** * @brief Generate Capture/Compare 2 event. * @rmtoll EGR CC2G LL_TIM_GenerateEvent_CC2 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx) { SET_BIT(TIMx->EGR, TIM_EGR_CC2G); } /** * @brief Generate Capture/Compare 3 event. * @rmtoll EGR CC3G LL_TIM_GenerateEvent_CC3 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx) { SET_BIT(TIMx->EGR, TIM_EGR_CC3G); } /** * @brief Generate Capture/Compare 4 event. * @rmtoll EGR CC4G LL_TIM_GenerateEvent_CC4 * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx) { SET_BIT(TIMx->EGR, TIM_EGR_CC4G); } /** * @brief Generate commutation event. * @rmtoll EGR COMG LL_TIM_GenerateEvent_COM * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx) { SET_BIT(TIMx->EGR, TIM_EGR_COMG); } /** * @brief Generate trigger event. * @rmtoll EGR TG LL_TIM_GenerateEvent_TRIG * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx) { SET_BIT(TIMx->EGR, TIM_EGR_TG); } /** * @brief Generate break event. * @rmtoll EGR BG LL_TIM_GenerateEvent_BRK * @param TIMx Timer instance * @retval None */ __STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx) { SET_BIT(TIMx->EGR, TIM_EGR_BG); } /** * @} */ #if defined(USE_FULL_LL_DRIVER) /** @defgroup TIM_LL_EF_Init Initialisation and deinitialisation functions * @{ */ ErrorStatus LL_TIM_DeInit(const TIM_TypeDef *TIMx); void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct); ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct); void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct); ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct); void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct); ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct); void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct); ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, const LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct); void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct); ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, const LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct); void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct); ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct); /** * @} */ #endif /* USE_FULL_LL_DRIVER */ /** * @} */ /** * @} */ #endif /* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM9 || TIM10 || TIM11 || TIM12 || TIM13 || TIM14 */ /** * @} */ #ifdef __cplusplus } #endif #endif /* __STM32F4xx_LL_TIM_H */

Details