SourceVu will show references to RCC_TypeDef from the following samples and libraries:
Symbols ![]()
loading...
Files ![]()
loading...
Syntax
typedef struct
{
__IO uint32_t CR;
__IO uint32_t PLLCFGR;
__IO uint32_t CFGR;
__IO uint32_t CIR;
__IO uint32_t AHB1RSTR;
__IO uint32_t AHB2RSTR;
__IO uint32_t AHB3RSTR;
uint32_t RESERVED0;
__IO uint32_t APB1RSTR;
__IO uint32_t APB2RSTR;
uint32_t RESERVED1[2];
__IO uint32_t AHB1ENR;
__IO uint32_t AHB2ENR;
__IO uint32_t AHB3ENR;
uint32_t RESERVED2;
__IO uint32_t APB1ENR;
__IO uint32_t APB2ENR;
uint32_t RESERVED3[2];
__IO uint32_t AHB1LPENR;
__IO uint32_t AHB2LPENR;
__IO uint32_t AHB3LPENR;
uint32_t RESERVED4;
__IO uint32_t APB1LPENR;
__IO uint32_t APB2LPENR;
uint32_t RESERVED5[2];
__IO uint32_t BDCR;
__IO uint32_t CSR;
uint32_t RESERVED6[2];
__IO uint32_t SSCGR;
__IO uint32_t PLLI2SCFGR;
__IO uint32_t PLLSAICFGR;
__IO uint32_t DCKCFGR;
__IO uint32_t CKGATENR;
__IO uint32_t DCKCFGR2;
} RCC_TypeDef;
Fields
Field
Declared as
Description
__IO uint32_t
RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50.
__IO uint32_t
RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54.
__IO uint32_t
RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58.
__IO uint32_t
RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60.
__IO uint32_t
RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64.
__IO uint32_t
RCC Dedicated Clocks configuration register 2, Address offset: 0x94.