![]()
![]()
...
![]()
![]()
...
![]()
![]()
...
![]()
![]()
...
![]()
![]()
...
![]()
![]()
...
![]()
![]()
#define UX_HCD_STM32_H
![]()
![]()
#include "ux_stm32_config.h"
![]()
![]()
#define UX_HCD_STM32_CONTROLLER
![]()
![]()
#define UX_HCD_STM32_MAX_NB_CHANNELS
![]()
![]()
#define UX_HCD_STM32_NB_ROOT_PORTS
![]()
![]()
#define UX_HCD_STM32_NO_CHANNEL_ASSIGNED
![]()
![]()
#define UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED
![]()
![]()
#define UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED
![]()
![]()
#define UX_HCD_STM32_CONTROLLER_FLAG_SOF
![]()
![]()
#define UX_HCD_STM32_CONTROLLER_FLAG_TRANSFER_DONE
![]()
![]()
#define UX_HCD_STM32_CONTROLLER_FLAG_TRANSFER_ERROR
![]()
![]()
#define UX_HCD_STM32_CONTROLLER_LOW_SPEED_DEVICE
![]()
![]()
#define UX_HCD_STM32_CONTROLLER_FULL_SPEED_DEVICE
![]()
![]()
#define UX_HCD_STM32_CONTROLLER_HIGH_SPEED_DEVICE
![]()
![]()
#define UX_HCD_STM32_MAX_PACKET_COUNT
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_FREE
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_ALLOCATED
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_ABORTED
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_CONTROL_SETUP
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_CONTROL_DATA_IN
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_BULK_IN
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_BULK_OUT
![]()
![]()
#define UX_HCD_STM32_ED_STATUS_PERIODIC_TRANSFER
![]()
![]()
#define UX_HCD_STM32_AVAILABLE_BANDWIDTH
![]()
![]()
UX_HCD_STM32_STRUCT
![]()
![]()
ux_hcd_stm32_hcd_owner
![]()
![]()
UX_HCD_STM32_ED_STRUCT
![]()
![]()
ux_hcd_stm32_ed_list
![]()
![]()
ux_hcd_stm32_channels_ed
![]()
![]()
ux_hcd_stm32_nb_channels
![]()
![]()
ux_hcd_stm32_queue_empty
![]()
![]()
ux_hcd_stm32_periodic_scheduler_active
![]()
![]()
ux_hcd_stm32_controller_flag
![]()
![]()
hcd_handle
![]()
![]()
ux_hcd_stm32_periodic_ed_head
![]()
![]()
UX_HCD_STM32_ED_STRUCT
![]()
![]()
ux_stm32_ed_next_ed
![]()
![]()
ux_stm32_ed_endpoint
![]()
![]()
ux_stm32_ed_transfer_request
![]()
![]()
ux_stm32_ed_status
![]()
![]()
ux_stm32_ed_channel
![]()
![]()
ux_stm32_ed_interval_mask
![]()
![]()
ux_stm32_ed_interval_position
![]()
![]()
#define USBH_PID_SETUP
![]()
![]()
#define USBH_PID_DATA
![]()
![]()
_ux_hcd_stm32_controller_disable(UX_HCD_STM32 *);
![]()
![]()
_ux_hcd_stm32_ed_obtain(UX_HCD_STM32 *);
![]()
![]()
_ux_hcd_stm32_endpoint_create(UX_HCD_STM32 *, UX_ENDPOINT *);
![]()
![]()
_ux_hcd_stm32_endpoint_destroy(UX_HCD_STM32 *, UX_ENDPOINT *);
![]()
![]()
_ux_hcd_stm32_endpoint_reset(UX_HCD_STM32 *, UX_ENDPOINT *);
![]()
![]()
_ux_hcd_stm32_entry(UX_HCD *, UINT, void *);
![]()
![]()
_ux_hcd_stm32_frame_number_get(UX_HCD_STM32 *, ULONG *);
![]()
![]()
_ux_hcd_stm32_initialize(UX_HCD *);
![]()
![]()
_ux_hcd_stm32_interrupt_handler();
![]()
![]()
_ux_hcd_stm32_least_traffic_list_get(UX_HCD_STM32 *);
![]()
![]()
_ux_hcd_stm32_periodic_schedule(UX_HCD_STM32 *);
![]()
![]()
_ux_hcd_stm32_port_disable(UX_HCD_STM32 *, ULONG);
![]()
![]()
_ux_hcd_stm32_port_enable(UX_HCD_STM32 *, ULONG);
![]()
![]()
_ux_hcd_stm32_port_reset(UX_HCD_STM32 *, ULONG);
![]()
![]()
_ux_hcd_stm32_port_resume(UX_HCD_STM32 *, UINT);
![]()
![]()
_ux_hcd_stm32_port_status_get(UX_HCD_STM32 *, ULONG);
![]()
![]()
_ux_hcd_stm32_port_suspend(UX_HCD_STM32 *, ULONG);
![]()
![]()
_ux_hcd_stm32_power_down_port(UX_HCD_STM32 *, ULONG);
![]()
![]()
_ux_hcd_stm32_power_on_port(UX_HCD_STM32 *, ULONG);
![]()
![]()
_ux_hcd_stm32_request_bulk_transfer(UX_HCD_STM32 *, UX_TRANSFER *);
![]()
![]()
_ux_hcd_stm32_request_control_transfer(UX_HCD_STM32 *, UX_TRANSFER *);
![]()
![]()
_ux_hcd_stm32_request_periodic_transfer(UX_HCD_STM32 *, UX_TRANSFER *);
![]()
![]()
_ux_hcd_stm32_request_transfer(UX_HCD_STM32 *, UX_TRANSFER *);
![]()
![]()
_ux_hcd_stm32_transfer_abort(UX_HCD_STM32 *, UX_TRANSFER *);
![]()
![]()
#define ux_hcd_stm32_initialize
![]()
![]()
#define ux_hcd_stm32_interrupt_handler