SourceVu will show references to LL_I2C_ConfigSpeed() from the following samples and libraries:
Symbols ![]()
loading...
Files ![]()
loading...
LL_I2C_ConfigSpeed() function
Configure the SCL speed.
Syntax
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx,
uint32_t PeriphClock,
uint32_t ClockSpeed,
uint32_t DutyCycle);
Arguments
Argument
Declared as
Description
PeriphClock
uint32_t
Peripheral Clock (in Hz)
ClockSpeed
uint32_t
This parameter must be a value lower than 400kHz (in Hz).
DutyCycle
uint32_t
This parameter can be one of the following values: @arg ![]()
LL_I2C_DUTYCYCLE_2
@arg ![]()
LL_I2C_DUTYCYCLE_16_9
Return value
None
Notes
This bit can only be programmed when the I2C is disabled (PE = 0). TRISE TRISE LL_I2C_ConfigSpeed\n CCR FS LL_I2C_ConfigSpeed\n CCR DUTY LL_I2C_ConfigSpeed\n CCR CCR LL_I2C_ConfigSpeed
Related Functions
Found 110 other functions taking a ![]()
I2C_TypeDef
argument:
Function
Description
Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address receive match code or next received byte.
Read Receive Data register.
Clear Address Matched flag.
Write in Transmit Data Register .
Enable I2C peripheral (PE = 1).
Disable I2C peripheral (PE = 0).
Indicate the status of Address sent (master mode) or Address matched flag (slave mode).
Enable Buffer interrupts.
Generate a STOP condition after the current byte transfer (master mode).
Disable Buffer interrupts.
Enable Error interrupts.
Enable Events interrupts.
Generate a START or RESTART condition
Indicate the value of transfer direction.
Indicate the status of Byte Transfer Finished flag. RESET: When Data byte transfer not done. SET: When Data byte transfer succeeded.
Indicate the status of Start Bit (master mode).
Indicate the status of Transmit data register empty flag.
Indicate the status of Receive data register not empty flag.
Disable Error interrupts.
Disable Events interrupts.
Set the Own Address1. OAR1 ADD1_7 LL_I2C_SetOwnAddress1\n OAR1 ADD8_9 LL_I2C_SetOwnAddress1\n OAR1 ADDMODE LL_I2C_SetOwnAddress1
Get the data register address used for DMA transfer.
Enable bit POS (master/host mode).
Clear Acknowledge failure flag.
Clear Stop detection flag.
Indicate the status of Acknowledge failure flag.
Indicate the status of Stop detection flag (slave mode).
Enable DMA transmission requests.
Initialize the I2C registers according to the specified parameters in I2C_InitStruct.
De-initialize the I2C registers to their default reset values.
Enable DMA reception requests.
Configure Noise Filters (Analog and Digital).
Configure peripheral mode.
Enable DMA last transfer.
Disable DMA last transfer.
Indicate the status of SMBus PEC error flag in reception.
Indicate the status of SMBus Timeout detection flag.
Indicate the status of SMBus alert flag.
Indicate the status of Bus Busy flag.
Indicate the status of Dual flag.
Indicate the status of SMBus Host address reception (Slave mode).
Indicate the status of SMBus Device default address reception (Slave mode).
Indicate the status of General call address reception (Slave mode).
Indicate the status of Master/Slave flag.
Clear Bus error flag.
Clear Arbitration lost flag.
Clear Overrun/Underrun flag.
Disable transfer or internal comparison of the SMBus Packet Error byte (transmission or reception mode).
Check if the SMBus Packet Error byte transfer or internal comparison is requested or not.
Get the SMBus Packet Error byte calculated.
Check if Error interrupts are enabled or disabled.
Indicate the status of 10-bit header sent (master mode).
Indicate the status of Bus error flag.
Indicate the status of Arbitration lost flag.
Indicate the status of Overrun/Underrun flag.
Enable SMBus Packet Error Calculation (PEC).
Disable SMBus Packet Error Calculation (PEC).
Check if SMBus Packet Error Calculation (PEC) is enabled or disabled.
Enable TXE interrupt. CR2 ITBUFEN LL_I2C_EnableIT_TX
Disable TXE interrupt. CR2 ITBUFEN LL_I2C_DisableIT_TX
Check if the TXE Interrupt is enabled or disabled. CR2 ITBUFEN LL_I2C_IsEnabledIT_TX
Enable RXNE interrupt. CR2 ITBUFEN LL_I2C_EnableIT_RX
Disable RXNE interrupt. CR2 ITBUFEN LL_I2C_DisableIT_RX
Check if the RXNE Interrupt is enabled or disabled. CR2 ITBUFEN LL_I2C_IsEnabledIT_RX
Check if Events interrupts are enabled or disabled.
Check if Buffer interrupts are enabled or disabled.
Check if the I2C peripheral is enabled or disabled.
Configure Digital Noise Filter.
Get the current Digital Noise Filter configuration.
Enable Analog Noise Filter.
Disable Analog Noise Filter.
Check if Analog Noise Filter is enabled or disabled.
Disable Clock stretching.
Check if Clock stretching is enabled or disabled.
Enable General Call.
Disable General Call.
Check if General Call is enabled or disabled.
Set the 7bits Own Address2.
Disable DMA transmission requests.
Check if DMA transmission requests are enabled or disabled.
Disable DMA reception requests.
Check if DMA reception requests are enabled or disabled.
Enable Clock stretching.
Enable acknowledge on Own Address2 match address.
Disable acknowledge on Own Address2 match address.
Check if Own Address1 acknowledge is enabled or disabled.
Configure the Peripheral clock frequency.
Get the Peripheral clock frequency.
Configure the Duty cycle (Fast mode only).
Get the Duty cycle (Fast mode only).
Configure the I2C master clock speed mode.
Get the the I2C master speed mode.
Configure the SCL, SDA rising time.
Get the SCL, SDA rising time.
Configure the SCL high and low period.
Get the SCL high and low period.
Get peripheral mode.
Enable SMBus alert (Host or Device mode)
Disable SMBus alert (Host or Device mode)
Check if SMBus alert (Host or Device mode) is enabled or disabled.
Clear SMBus PEC error flag.
Clear SMBus Timeout detection flag.
Clear SMBus Alert flag.
Enable Reset of I2C peripheral.
Disable Reset of I2C peripheral.
Check if the I2C peripheral is under reset state or not.
Disable bit POS (master/host mode).
Check if bit POS is enabled or disabled.
Check if DMA last transfer is enabled or disabled.
Enable transfer or internal comparison of the SMBus Packet Error byte (transmission or reception mode).