PicoSDK
m33_hw_t
is only used within PicoSDK.
Symbol previews are coming soon...
Symbols
loading...
Files
loading...
Summary
Syntax
Examples
References
Call Tree
Data Use
Class Tree
Override Tree
Implementations
Instances
Lifecycle
SourceVu
Raspberry Pi Pico SDK and Examples
PicoSDK
m33_hw_t
m33_hw_t struct
Syntax
Show:
Summary
Declaration
from
m33.h:30
typedef
struct
{
_REG_
(
M33_ITM_STIM0_OFFSET
)
io_rw_32
itm_stim
[
32
]
;
uint32_t
_pad0
[
864
]
;
_REG_
(
M33_ITM_TER0_OFFSET
)
io_rw_32
itm_ter0
;
uint32_t
_pad1
[
15
]
;
_REG_
(
M33_ITM_TPR_OFFSET
)
io_rw_32
itm_tpr
;
uint32_t
_pad2
[
15
]
;
_REG_
(
M33_ITM_TCR_OFFSET
)
io_rw_32
itm_tcr
;
uint32_t
_pad3
[
27
]
;
_REG_
(
M33_INT_ATREADY_OFFSET
)
io_ro_32
int_atready
;
uint32_t
_pad4
;
_REG_
(
M33_INT_ATVALID_OFFSET
)
io_rw_32
int_atvalid
;
uint32_t
_pad5
;
_REG_
(
M33_ITM_ITCTRL_OFFSET
)
io_rw_32
itm_itctrl
;
uint32_t
_pad6
[
46
]
;
_REG_
(
M33_ITM_DEVARCH_OFFSET
)
io_ro_32
itm_devarch
;
uint32_t
_pad7
[
3
]
;
_REG_
(
M33_ITM_DEVTYPE_OFFSET
)
io_ro_32
itm_devtype
;
_REG_
(
M33_ITM_PIDR4_OFFSET
)
io_ro_32
itm_pidr4
;
_REG_
(
M33_ITM_PIDR5_OFFSET
)
io_rw_32
itm_pidr5
;
_REG_
(
M33_ITM_PIDR6_OFFSET
)
io_rw_32
itm_pidr6
;
_REG_
(
M33_ITM_PIDR7_OFFSET
)
io_rw_32
itm_pidr7
;
_REG_
(
M33_ITM_PIDR0_OFFSET
)
io_ro_32
itm_pidr0
;
_REG_
(
M33_ITM_PIDR1_OFFSET
)
io_ro_32
itm_pidr1
;
_REG_
(
M33_ITM_PIDR2_OFFSET
)
io_ro_32
itm_pidr2
;
_REG_
(
M33_ITM_PIDR3_OFFSET
)
io_ro_32
itm_pidr3
;
_REG_
(
M33_ITM_CIDR0_OFFSET
)
io_ro_32
itm_cidr
[
4
]
;
_REG_
(
M33_DWT_CTRL_OFFSET
)
io_rw_32
dwt_ctrl
;
_REG_
(
M33_DWT_CYCCNT_OFFSET
)
io_rw_32
dwt_cyccnt
;
uint32_t
_pad8
;
_REG_
(
M33_DWT_EXCCNT_OFFSET
)
io_rw_32
dwt_exccnt
;
uint32_t
_pad9
;
_REG_
(
M33_DWT_LSUCNT_OFFSET
)
io_rw_32
dwt_lsucnt
;
_REG_
(
M33_DWT_FOLDCNT_OFFSET
)
io_rw_32
dwt_foldcnt
;
uint32_t
_pad10
;
_REG_
(
M33_DWT_COMP0_OFFSET
)
io_rw_32
dwt_comp0
;
uint32_t
_pad11
;
_REG_
(
M33_DWT_FUNCTION0_OFFSET
)
io_rw_32
dwt_function0
;
uint32_t
_pad12
;
_REG_
(
M33_DWT_COMP1_OFFSET
)
io_rw_32
dwt_comp1
;
uint32_t
_pad13
;
_REG_
(
M33_DWT_FUNCTION1_OFFSET
)
io_rw_32
dwt_function1
;
uint32_t
_pad14
;
_REG_
(
M33_DWT_COMP2_OFFSET
)
io_rw_32
dwt_comp2
;
uint32_t
_pad15
;
_REG_
(
M33_DWT_FUNCTION2_OFFSET
)
io_rw_32
dwt_function2
;
uint32_t
_pad16
;
_REG_
(
M33_DWT_COMP3_OFFSET
)
io_rw_32
dwt_comp3
;
uint32_t
_pad17
;
_REG_
(
M33_DWT_FUNCTION3_OFFSET
)
io_rw_32
dwt_function3
;
uint32_t
_pad18
[
984
]
;
_REG_
(
M33_DWT_DEVARCH_OFFSET
)
io_ro_32
dwt_devarch
;
uint32_t
_pad19
[
3
]
;
_REG_
(
M33_DWT_DEVTYPE_OFFSET
)
io_ro_32
dwt_devtype
;
_REG_
(
M33_DWT_PIDR4_OFFSET
)
io_ro_32
dwt_pidr4
;
_REG_
(
M33_DWT_PIDR5_OFFSET
)
io_rw_32
dwt_pidr5
;
_REG_
(
M33_DWT_PIDR6_OFFSET
)
io_rw_32
dwt_pidr6
;
_REG_
(
M33_DWT_PIDR7_OFFSET
)
io_rw_32
dwt_pidr7
;
_REG_
(
M33_DWT_PIDR0_OFFSET
)
io_ro_32
dwt_pidr0
;
_REG_
(
M33_DWT_PIDR1_OFFSET
)
io_ro_32
dwt_pidr1
;
_REG_
(
M33_DWT_PIDR2_OFFSET
)
io_ro_32
dwt_pidr2
;
_REG_
(
M33_DWT_PIDR3_OFFSET
)
io_ro_32
dwt_pidr3
;
_REG_
(
M33_DWT_CIDR0_OFFSET
)
io_ro_32
dwt_cidr
[
4
]
;
_REG_
(
M33_FP_CTRL_OFFSET
)
io_rw_32
fp_ctrl
;
_REG_
(
M33_FP_REMAP_OFFSET
)
io_ro_32
fp_remap
;
_REG_
(
M33_FP_COMP0_OFFSET
)
io_rw_32
fp_comp
[
8
]
;
uint32_t
_pad20
[
997
]
;
_REG_
(
M33_FP_DEVARCH_OFFSET
)
io_ro_32
fp_devarch
;
uint32_t
_pad21
[
3
]
;
_REG_
(
M33_FP_DEVTYPE_OFFSET
)
io_ro_32
fp_devtype
;
_REG_
(
M33_FP_PIDR4_OFFSET
)
io_ro_32
fp_pidr4
;
_REG_
(
M33_FP_PIDR5_OFFSET
)
io_rw_32
fp_pidr5
;
_REG_
(
M33_FP_PIDR6_OFFSET
)
io_rw_32
fp_pidr6
;
_REG_
(
M33_FP_PIDR7_OFFSET
)
io_rw_32
fp_pidr7
;
_REG_
(
M33_FP_PIDR0_OFFSET
)
io_ro_32
fp_pidr0
;
_REG_
(
M33_FP_PIDR1_OFFSET
)
io_ro_32
fp_pidr1
;
_REG_
(
M33_FP_PIDR2_OFFSET
)
io_ro_32
fp_pidr2
;
_REG_
(
M33_FP_PIDR3_OFFSET
)
io_ro_32
fp_pidr3
;
_REG_
(
M33_FP_CIDR0_OFFSET
)
io_ro_32
fp_cidr
[
4
]
;
uint32_t
_pad22
[
11265
]
;
_REG_
(
M33_ICTR_OFFSET
)
io_ro_32
ictr
;
_REG_
(
M33_ACTLR_OFFSET
)
io_rw_32
actlr
;
uint32_t
_pad23
;
_REG_
(
M33_SYST_CSR_OFFSET
)
io_rw_32
syst_csr
;
_REG_
(
M33_SYST_RVR_OFFSET
)
io_rw_32
syst_rvr
;
_REG_
(
M33_SYST_CVR_OFFSET
)
io_rw_32
syst_cvr
;
_REG_
(
M33_SYST_CALIB_OFFSET
)
io_ro_32
syst_calib
;
uint32_t
_pad24
[
56
]
;
_REG_
(
M33_NVIC_ISER0_OFFSET
)
io_rw_32
nvic_iser
[
2
]
;
uint32_t
_pad25
[
30
]
;
_REG_
(
M33_NVIC_ICER0_OFFSET
)
io_rw_32
nvic_icer
[
2
]
;
uint32_t
_pad26
[
30
]
;
_REG_
(
M33_NVIC_ISPR0_OFFSET
)
io_rw_32
nvic_ispr
[
2
]
;
uint32_t
_pad27
[
30
]
;
_REG_
(
M33_NVIC_ICPR0_OFFSET
)
io_rw_32
nvic_icpr
[
2
]
;
uint32_t
_pad28
[
30
]
;
_REG_
(
M33_NVIC_IABR0_OFFSET
)
io_rw_32
nvic_iabr
[
2
]
;
uint32_t
_pad29
[
30
]
;
_REG_
(
M33_NVIC_ITNS0_OFFSET
)
io_rw_32
nvic_itns
[
2
]
;
uint32_t
_pad30
[
30
]
;
_REG_
(
M33_NVIC_IPR0_OFFSET
)
io_rw_32
nvic_ipr
[
16
]
;
uint32_t
_pad31
[
560
]
;
_REG_
(
M33_CPUID_OFFSET
)
io_ro_32
cpuid
;
_REG_
(
M33_ICSR_OFFSET
)
io_rw_32
icsr
;
_REG_
(
M33_VTOR_OFFSET
)
io_rw_32
vtor
;
_REG_
(
M33_AIRCR_OFFSET
)
io_rw_32
aircr
;
_REG_
(
M33_SCR_OFFSET
)
io_rw_32
scr
;
_REG_
(
M33_CCR_OFFSET
)
io_rw_32
ccr
;
_REG_
(
M33_SHPR1_OFFSET
)
io_rw_32
shpr
[
3
]
;
_REG_
(
M33_SHCSR_OFFSET
)
io_rw_32
shcsr
;
_REG_
(
M33_CFSR_OFFSET
)
io_rw_32
cfsr
;
_REG_
(
M33_HFSR_OFFSET
)
io_rw_32
hfsr
;
_REG_
(
M33_DFSR_OFFSET
)
io_rw_32
dfsr
;
_REG_
(
M33_MMFAR_OFFSET
)
io_rw_32
mmfar
;
_REG_
(
M33_BFAR_OFFSET
)
io_rw_32
bfar
;
uint32_t
_pad32
;
_REG_
(
M33_ID_PFR0_OFFSET
)
io_ro_32
id_pfr
[
2
]
;
_REG_
(
M33_ID_DFR0_OFFSET
)
io_ro_32
id_dfr0
;
_REG_
(
M33_ID_AFR0_OFFSET
)
io_ro_32
id_afr0
;
_REG_
(
M33_ID_MMFR0_OFFSET
)
io_ro_32
id_mmfr
[
4
]
;
_REG_
(
M33_ID_ISAR0_OFFSET
)
io_ro_32
id_isar
[
6
]
;
uint32_t
_pad33
;
_REG_
(
M33_CTR_OFFSET
)
io_ro_32
ctr
;
uint32_t
_pad34
[
2
]
;
_REG_
(
M33_CPACR_OFFSET
)
io_rw_32
cpacr
;
_REG_
(
M33_NSACR_OFFSET
)
io_rw_32
nsacr
;
_REG_
(
M33_MPU_TYPE_OFFSET
)
io_ro_32
mpu_type
;
_REG_
(
M33_MPU_CTRL_OFFSET
)
io_rw_32
mpu_ctrl
;
_REG_
(
M33_MPU_RNR_OFFSET
)
io_rw_32
mpu_rnr
;
_REG_
(
M33_MPU_RBAR_OFFSET
)
io_rw_32
mpu_rbar
;
_REG_
(
M33_MPU_RLAR_OFFSET
)
io_rw_32
mpu_rlar
;
_REG_
(
M33_MPU_RBAR_A1_OFFSET
)
io_rw_32
mpu_rbar_a1
;
_REG_
(
M33_MPU_RLAR_A1_OFFSET
)
io_rw_32
mpu_rlar_a1
;
_REG_
(
M33_MPU_RBAR_A2_OFFSET
)
io_rw_32
mpu_rbar_a2
;
_REG_
(
M33_MPU_RLAR_A2_OFFSET
)
io_rw_32
mpu_rlar_a2
;
_REG_
(
M33_MPU_RBAR_A3_OFFSET
)
io_rw_32
mpu_rbar_a3
;
_REG_
(
M33_MPU_RLAR_A3_OFFSET
)
io_rw_32
mpu_rlar_a3
;
uint32_t
_pad35
;
_REG_
(
M33_MPU_MAIR0_OFFSET
)
io_rw_32
mpu_mair
[
2
]
;
uint32_t
_pad36
[
2
]
;
_REG_
(
M33_SAU_CTRL_OFFSET
)
io_rw_32
sau_ctrl
;
_REG_
(
M33_SAU_TYPE_OFFSET
)
io_ro_32
sau_type
;
_REG_
(
M33_SAU_RNR_OFFSET
)
io_rw_32
sau_rnr
;
_REG_
(
M33_SAU_RBAR_OFFSET
)
io_rw_32
sau_rbar
;
_REG_
(
M33_SAU_RLAR_OFFSET
)
io_rw_32
sau_rlar
;
_REG_
(
M33_SFSR_OFFSET
)
io_rw_32
sfsr
;
_REG_
(
M33_SFAR_OFFSET
)
io_rw_32
sfar
;
uint32_t
_pad37
;
_REG_
(
M33_DHCSR_OFFSET
)
io_rw_32
dhcsr
;
_REG_
(
M33_DCRSR_OFFSET
)
io_rw_32
dcrsr
;
_REG_
(
M33_DCRDR_OFFSET
)
io_rw_32
dcrdr
;
_REG_
(
M33_DEMCR_OFFSET
)
io_rw_32
demcr
;
uint32_t
_pad38
[
2
]
;
_REG_
(
M33_DSCSR_OFFSET
)
io_rw_32
dscsr
;
uint32_t
_pad39
[
61
]
;
_REG_
(
M33_STIR_OFFSET
)
io_rw_32
stir
;
uint32_t
_pad40
[
12
]
;
_REG_
(
M33_FPCCR_OFFSET
)
io_rw_32
fpccr
;
_REG_
(
M33_FPCAR_OFFSET
)
io_rw_32
fpcar
;
_REG_
(
M33_FPDSCR_OFFSET
)
io_rw_32
fpdscr
;
_REG_
(
M33_MVFR0_OFFSET
)
io_ro_32
mvfr
[
3
]
;
uint32_t
_pad41
[
28
]
;
_REG_
(
M33_DDEVARCH_OFFSET
)
io_ro_32
ddevarch
;
uint32_t
_pad42
[
3
]
;
_REG_
(
M33_DDEVTYPE_OFFSET
)
io_ro_32
ddevtype
;
_REG_
(
M33_DPIDR4_OFFSET
)
io_ro_32
dpidr4
;
_REG_
(
M33_DPIDR5_OFFSET
)
io_rw_32
dpidr5
;
_REG_
(
M33_DPIDR6_OFFSET
)
io_rw_32
dpidr6
;
_REG_
(
M33_DPIDR7_OFFSET
)
io_rw_32
dpidr7
;
_REG_
(
M33_DPIDR0_OFFSET
)
io_ro_32
dpidr0
;
_REG_
(
M33_DPIDR1_OFFSET
)
io_ro_32
dpidr1
;
_REG_
(
M33_DPIDR2_OFFSET
)
io_ro_32
dpidr2
;
_REG_
(
M33_DPIDR3_OFFSET
)
io_ro_32
dpidr3
;
_REG_
(
M33_DCIDR0_OFFSET
)
io_ro_32
dcidr
[
4
]
;
uint32_t
_pad43
[
51201
]
;
_REG_
(
M33_TRCPRGCTLR_OFFSET
)
io_rw_32
trcprgctlr
;
uint32_t
_pad44
;
_REG_
(
M33_TRCSTATR_OFFSET
)
io_ro_32
trcstatr
;
_REG_
(
M33_TRCCONFIGR_OFFSET
)
io_rw_32
trcconfigr
;
uint32_t
_pad45
[
3
]
;
_REG_
(
M33_TRCEVENTCTL0R_OFFSET
)
io_rw_32
trceventctl0r
;
_REG_
(
M33_TRCEVENTCTL1R_OFFSET
)
io_rw_32
trceventctl1r
;
uint32_t
_pad46
;
_REG_
(
M33_TRCSTALLCTLR_OFFSET
)
io_rw_32
trcstallctlr
;
_REG_
(
M33_TRCTSCTLR_OFFSET
)
io_rw_32
trctsctlr
;
_REG_
(
M33_TRCSYNCPR_OFFSET
)
io_ro_32
trcsyncpr
;
_REG_
(
M33_TRCCCCTLR_OFFSET
)
io_rw_32
trcccctlr
;
uint32_t
_pad47
[
17
]
;
_REG_
(
M33_TRCVICTLR_OFFSET
)
io_rw_32
trcvictlr
;
uint32_t
_pad48
[
47
]
;
_REG_
(
M33_TRCCNTRLDVR0_OFFSET
)
io_rw_32
trccntrldvr0
;
uint32_t
_pad49
[
15
]
;
_REG_
(
M33_TRCIDR8_OFFSET
)
io_ro_32
trcidr8
;
_REG_
(
M33_TRCIDR9_OFFSET
)
io_ro_32
trcidr9
;
_REG_
(
M33_TRCIDR10_OFFSET
)
io_ro_32
trcidr10
;
_REG_
(
M33_TRCIDR11_OFFSET
)
io_ro_32
trcidr11
;
_REG_
(
M33_TRCIDR12_OFFSET
)
io_ro_32
trcidr12
;
_REG_
(
M33_TRCIDR13_OFFSET
)
io_ro_32
trcidr13
;
uint32_t
_pad50
[
10
]
;
_REG_
(
M33_TRCIMSPEC_OFFSET
)
io_ro_32
trcimspec
;
uint32_t
_pad51
[
7
]
;
_REG_
(
M33_TRCIDR0_OFFSET
)
io_ro_32
trcidr0
;
_REG_
(
M33_TRCIDR1_OFFSET
)
io_ro_32
trcidr1
;
_REG_
(
M33_TRCIDR2_OFFSET
)
io_ro_32
trcidr2
;
_REG_
(
M33_TRCIDR3_OFFSET
)
io_ro_32
trcidr3
;
_REG_
(
M33_TRCIDR4_OFFSET
)
io_ro_32
trcidr4
;
_REG_
(
M33_TRCIDR5_OFFSET
)
io_ro_32
trcidr5
;
_REG_
(
M33_TRCIDR6_OFFSET
)
io_rw_32
trcidr6
;
_REG_
(
M33_TRCIDR7_OFFSET
)
io_rw_32
trcidr7
;
uint32_t
_pad52
[
2
]
;
_REG_
(
M33_TRCRSCTLR2_OFFSET
)
io_rw_32
trcrsctlr
[
2
]
;
uint32_t
_pad53
[
36
]
;
_REG_
(
M33_TRCSSCSR_OFFSET
)
io_rw_32
trcsscsr
;
uint32_t
_pad54
[
7
]
;
_REG_
(
M33_TRCSSPCICR_OFFSET
)
io_rw_32
trcsspcicr
;
uint32_t
_pad55
[
19
]
;
_REG_
(
M33_TRCPDCR_OFFSET
)
io_rw_32
trcpdcr
;
_REG_
(
M33_TRCPDSR_OFFSET
)
io_ro_32
trcpdsr
;
uint32_t
_pad56
[
755
]
;
_REG_
(
M33_TRCITATBIDR_OFFSET
)
io_rw_32
trcitatbidr
;
uint32_t
_pad57
[
3
]
;
_REG_
(
M33_TRCITIATBINR_OFFSET
)
io_rw_32
trcitiatbinr
;
uint32_t
_pad58
;
_REG_
(
M33_TRCITIATBOUTR_OFFSET
)
io_rw_32
trcitiatboutr
;
uint32_t
_pad59
[
40
]
;
_REG_
(
M33_TRCCLAIMSET_OFFSET
)
io_rw_32
trcclaimset
;
_REG_
(
M33_TRCCLAIMCLR_OFFSET
)
io_rw_32
trcclaimclr
;
uint32_t
_pad60
[
4
]
;
_REG_
(
M33_TRCAUTHSTATUS_OFFSET
)
io_ro_32
trcauthstatus
;
_REG_
(
M33_TRCDEVARCH_OFFSET
)
io_ro_32
trcdevarch
;
uint32_t
_pad61
[
2
]
;
_REG_
(
M33_TRCDEVID_OFFSET
)
io_rw_32
trcdevid
;
_REG_
(
M33_TRCDEVTYPE_OFFSET
)
io_ro_32
trcdevtype
;
_REG_
(
M33_TRCPIDR4_OFFSET
)
io_ro_32
trcpidr4
;
_REG_
(
M33_TRCPIDR5_OFFSET
)
io_rw_32
trcpidr5
;
_REG_
(
M33_TRCPIDR6_OFFSET
)
io_rw_32
trcpidr6
;
_REG_
(
M33_TRCPIDR7_OFFSET
)
io_rw_32
trcpidr7
;
_REG_
(
M33_TRCPIDR0_OFFSET
)
io_ro_32
trcpidr0
;
_REG_
(
M33_TRCPIDR1_OFFSET
)
io_ro_32
trcpidr1
;
_REG_
(
M33_TRCPIDR2_OFFSET
)
io_ro_32
trcpidr2
;
_REG_
(
M33_TRCPIDR3_OFFSET
)
io_ro_32
trcpidr3
;
_REG_
(
M33_TRCCIDR0_OFFSET
)
io_ro_32
trccidr
[
4
]
;
_REG_
(
M33_CTICONTROL_OFFSET
)
io_rw_32
cticontrol
;
uint32_t
_pad62
[
3
]
;
_REG_
(
M33_CTIINTACK_OFFSET
)
io_rw_32
ctiintack
;
_REG_
(
M33_CTIAPPSET_OFFSET
)
io_rw_32
ctiappset
;
_REG_
(
M33_CTIAPPCLEAR_OFFSET
)
io_rw_32
ctiappclear
;
_REG_
(
M33_CTIAPPPULSE_OFFSET
)
io_rw_32
ctiapppulse
;
_REG_
(
M33_CTIINEN0_OFFSET
)
io_rw_32
ctiinen
[
8
]
;
uint32_t
_pad63
[
24
]
;
_REG_
(
M33_CTIOUTEN0_OFFSET
)
io_rw_32
ctiouten
[
8
]
;
uint32_t
_pad64
[
28
]
;
_REG_
(
M33_CTITRIGINSTATUS_OFFSET
)
io_ro_32
ctitriginstatus
;
_REG_
(
M33_CTITRIGOUTSTATUS_OFFSET
)
io_ro_32
ctitrigoutstatus
;
_REG_
(
M33_CTICHINSTATUS_OFFSET
)
io_ro_32
ctichinstatus
;
uint32_t
_pad65
;
_REG_
(
M33_CTIGATE_OFFSET
)
io_rw_32
ctigate
;
_REG_
(
M33_ASICCTL_OFFSET
)
io_rw_32
asicctl
;
uint32_t
_pad66
[
871
]
;
_REG_
(
M33_ITCHOUT_OFFSET
)
io_rw_32
itchout
;
_REG_
(
M33_ITTRIGOUT_OFFSET
)
io_rw_32
ittrigout
;
uint32_t
_pad67
[
2
]
;
_REG_
(
M33_ITCHIN_OFFSET
)
io_ro_32
itchin
;
uint32_t
_pad68
[
2
]
;
_REG_
(
M33_ITCTRL_OFFSET
)
io_rw_32
itctrl
;
uint32_t
_pad69
[
46
]
;
_REG_
(
M33_DEVARCH_OFFSET
)
io_ro_32
devarch
;
uint32_t
_pad70
[
2
]
;
_REG_
(
M33_DEVID_OFFSET
)
io_ro_32
devid
;
_REG_
(
M33_DEVTYPE_OFFSET
)
io_ro_32
devtype
;
_REG_
(
M33_PIDR4_OFFSET
)
io_ro_32
pidr4
;
_REG_
(
M33_PIDR5_OFFSET
)
io_rw_32
pidr5
;
_REG_
(
M33_PIDR6_OFFSET
)
io_rw_32
pidr6
;
_REG_
(
M33_PIDR7_OFFSET
)
io_rw_32
pidr7
;
_REG_
(
M33_PIDR0_OFFSET
)
io_ro_32
pidr0
;
_REG_
(
M33_PIDR1_OFFSET
)
io_ro_32
pidr1
;
_REG_
(
M33_PIDR2_OFFSET
)
io_ro_32
pidr2
;
_REG_
(
M33_PIDR3_OFFSET
)
io_ro_32
pidr3
;
_REG_
(
M33_CIDR0_OFFSET
)
io_ro_32
cidr
[
4
]
;
}
m33_hw_t
;
Fields
Field
Declared as
m33_hw_t::dwt_function2
io_rw_32
m33_hw_t::_pad16
uint32_t
m33_hw_t::dwt_comp3
io_rw_32
m33_hw_t::_pad17
uint32_t
m33_hw_t::dwt_function3
io_rw_32
m33_hw_t::_pad18
uint32_t
[
984
]
m33_hw_t::dwt_devarch
io_ro_32
m33_hw_t::_pad19
uint32_t
[
3
]
m33_hw_t::dwt_devtype
io_ro_32
m33_hw_t::dwt_pidr4
io_ro_32
m33_hw_t::dwt_pidr5
io_rw_32
m33_hw_t::dwt_pidr6
io_rw_32
m33_hw_t::dwt_pidr7
io_rw_32
m33_hw_t::dwt_pidr0
io_ro_32
m33_hw_t::dwt_pidr1
io_ro_32
m33_hw_t::dwt_pidr2
io_ro_32
m33_hw_t::dwt_pidr3
io_ro_32
m33_hw_t::dwt_cidr
io_ro_32
[
4
]
m33_hw_t::fp_ctrl
io_rw_32
m33_hw_t::fp_remap
io_ro_32
m33_hw_t::fp_comp
io_rw_32
[
8
]
m33_hw_t::_pad20
uint32_t
[
997
]
m33_hw_t::fp_devarch
io_ro_32
m33_hw_t::_pad21
uint32_t
[
3
]
m33_hw_t::fp_devtype
io_ro_32
m33_hw_t::fp_pidr4
io_ro_32
m33_hw_t::fp_pidr5
io_rw_32
m33_hw_t::fp_pidr6
io_rw_32
m33_hw_t::fp_pidr7
io_rw_32
m33_hw_t::fp_pidr0
io_ro_32
m33_hw_t::fp_pidr1
io_ro_32
m33_hw_t::_pad30
uint32_t
[
30
]
m33_hw_t::nvic_ipr
io_rw_32
[
16
]
m33_hw_t::_pad31
uint32_t
[
560
]
m33_hw_t::cpuid
io_ro_32
m33_hw_t::icsr
io_rw_32
m33_hw_t::vtor
io_rw_32
m33_hw_t::aircr
io_rw_32
m33_hw_t::scr
io_rw_32
m33_hw_t::ccr
io_rw_32
m33_hw_t::shpr
io_rw_32
[
3
]
m33_hw_t::shcsr
io_rw_32
m33_hw_t::cfsr
io_rw_32
m33_hw_t::hfsr
io_rw_32
m33_hw_t::dfsr
io_rw_32
m33_hw_t::mmfar
io_rw_32
m33_hw_t::bfar
io_rw_32
m33_hw_t::_pad32
uint32_t
m33_hw_t::id_pfr
io_ro_32
[
2
]
m33_hw_t::id_dfr0
io_ro_32
m33_hw_t::id_afr0
io_ro_32
m33_hw_t::id_mmfr
io_ro_32
[
4
]
m33_hw_t::id_isar
io_ro_32
[
6
]
m33_hw_t::_pad33
uint32_t
m33_hw_t::ctr
io_ro_32
m33_hw_t::_pad34
uint32_t
[
2
]
m33_hw_t::cpacr
io_rw_32
m33_hw_t::nsacr
io_rw_32
m33_hw_t::mpu_type
io_ro_32
m33_hw_t::mpu_ctrl
io_rw_32
m33_hw_t::mpu_rnr
io_rw_32
m33_hw_t::mpu_rbar
io_rw_32
m33_hw_t::itm_stim
io_rw_32
[
32
]
m33_hw_t::_pad0
uint32_t
[
864
]
m33_hw_t::itm_ter0
io_rw_32
m33_hw_t::_pad1
uint32_t
[
15
]
m33_hw_t::itm_tpr
io_rw_32
m33_hw_t::_pad2
uint32_t
[
15
]
m33_hw_t::itm_tcr
io_rw_32
m33_hw_t::_pad3
uint32_t
[
27
]
m33_hw_t::int_atready
io_ro_32
m33_hw_t::_pad4
uint32_t
m33_hw_t::int_atvalid
io_rw_32
m33_hw_t::_pad5
uint32_t
m33_hw_t::itm_itctrl
io_rw_32
m33_hw_t::_pad6
uint32_t
[
46
]
m33_hw_t::itm_devarch
io_ro_32
m33_hw_t::_pad7
uint32_t
[
3
]
m33_hw_t::itm_devtype
io_ro_32
m33_hw_t::itm_pidr4
io_ro_32
m33_hw_t::itm_pidr5
io_rw_32
m33_hw_t::itm_pidr6
io_rw_32
m33_hw_t::itm_pidr7
io_rw_32
m33_hw_t::itm_pidr0
io_ro_32
m33_hw_t::itm_pidr1
io_ro_32
m33_hw_t::itm_pidr2
io_ro_32
m33_hw_t::itm_pidr3
io_ro_32
m33_hw_t::itm_cidr
io_ro_32
[
4
]
m33_hw_t::dwt_ctrl
io_rw_32
m33_hw_t::dwt_cyccnt
io_rw_32
m33_hw_t::_pad8
uint32_t
m33_hw_t::dwt_exccnt
io_rw_32
m33_hw_t::_pad9
uint32_t
m33_hw_t::dwt_lsucnt
io_rw_32
m33_hw_t::dwt_foldcnt
io_rw_32
m33_hw_t::_pad10
uint32_t
m33_hw_t::dwt_comp0
io_rw_32
m33_hw_t::_pad11
uint32_t
m33_hw_t::dwt_function0
io_rw_32
m33_hw_t::_pad12
uint32_t
m33_hw_t::dwt_comp1
io_rw_32
m33_hw_t::_pad13
uint32_t
m33_hw_t::dwt_function1
io_rw_32
m33_hw_t::_pad14
uint32_t
m33_hw_t::dwt_comp2
io_rw_32
m33_hw_t::_pad15
uint32_t
m33_hw_t::fp_pidr2
io_ro_32
m33_hw_t::fp_pidr3
io_ro_32
m33_hw_t::fp_cidr
io_ro_32
[
4
]
m33_hw_t::_pad22
uint32_t
[
11265
]
m33_hw_t::ictr
io_ro_32
m33_hw_t::actlr
io_rw_32
m33_hw_t::_pad23
uint32_t
m33_hw_t::syst_csr
io_rw_32
m33_hw_t::syst_rvr
io_rw_32
m33_hw_t::syst_cvr
io_rw_32
m33_hw_t::syst_calib
io_ro_32
m33_hw_t::_pad24
uint32_t
[
56
]
m33_hw_t::nvic_iser
io_rw_32
[
2
]
m33_hw_t::_pad25
uint32_t
[
30
]
m33_hw_t::nvic_icer
io_rw_32
[
2
]
m33_hw_t::_pad26
uint32_t
[
30
]
m33_hw_t::nvic_ispr
io_rw_32
[
2
]
m33_hw_t::_pad27
uint32_t
[
30
]
m33_hw_t::nvic_icpr
io_rw_32
[
2
]
m33_hw_t::_pad28
uint32_t
[
30
]
m33_hw_t::nvic_iabr
io_rw_32
[
2
]
m33_hw_t::_pad29
uint32_t
[
30
]
m33_hw_t::nvic_itns
io_rw_32
[
2
]
m33_hw_t::_pad41
uint32_t
[
28
]
m33_hw_t::ddevarch
io_ro_32
m33_hw_t::_pad42
uint32_t
[
3
]
m33_hw_t::ddevtype
io_ro_32
m33_hw_t::dpidr4
io_ro_32
m33_hw_t::dpidr5
io_rw_32
m33_hw_t::dpidr6
io_rw_32
m33_hw_t::dpidr7
io_rw_32
m33_hw_t::dpidr0
io_ro_32
m33_hw_t::dpidr1
io_ro_32
m33_hw_t::dpidr2
io_ro_32
m33_hw_t::dpidr3
io_ro_32
m33_hw_t::dcidr
io_ro_32
[
4
]
m33_hw_t::_pad43
uint32_t
[
51201
]
m33_hw_t::trcprgctlr
io_rw_32
m33_hw_t::_pad44
uint32_t
m33_hw_t::trcstatr
io_ro_32
m33_hw_t::trcconfigr
io_rw_32
m33_hw_t::_pad45
uint32_t
[
3
]
m33_hw_t::trceventctl0r
io_rw_32
m33_hw_t::trceventctl1r
io_rw_32
m33_hw_t::_pad46
uint32_t
m33_hw_t::trcstallctlr
io_rw_32
m33_hw_t::trctsctlr
io_rw_32
m33_hw_t::trcsyncpr
io_ro_32
m33_hw_t::trcccctlr
io_rw_32
m33_hw_t::_pad47
uint32_t
[
17
]
m33_hw_t::trcvictlr
io_rw_32
m33_hw_t::_pad48
uint32_t
[
47
]
m33_hw_t::_pad56
uint32_t
[
755
]
m33_hw_t::trcitatbidr
io_rw_32
m33_hw_t::_pad57
uint32_t
[
3
]
m33_hw_t::trcitiatbinr
io_rw_32
m33_hw_t::_pad58
uint32_t
m33_hw_t::trcitiatboutr
io_rw_32
m33_hw_t::_pad59
uint32_t
[
40
]
m33_hw_t::trcclaimset
io_rw_32
m33_hw_t::trcclaimclr
io_rw_32
m33_hw_t::_pad60
uint32_t
[
4
]
m33_hw_t::trcauthstatus
io_ro_32
m33_hw_t::trcdevarch
io_ro_32
m33_hw_t::_pad61
uint32_t
[
2
]
m33_hw_t::trcdevid
io_rw_32
m33_hw_t::trcdevtype
io_ro_32
m33_hw_t::trcpidr4
io_ro_32
m33_hw_t::trcpidr5
io_rw_32
m33_hw_t::trcpidr6
io_rw_32
m33_hw_t::trcpidr7
io_rw_32
m33_hw_t::trcpidr0
io_ro_32
m33_hw_t::trcpidr1
io_ro_32
m33_hw_t::trcpidr2
io_ro_32
m33_hw_t::trcpidr3
io_ro_32
m33_hw_t::trccidr
io_ro_32
[
4
]
m33_hw_t::cticontrol
io_rw_32
m33_hw_t::_pad62
uint32_t
[
3
]
m33_hw_t::ctiintack
io_rw_32
m33_hw_t::ctiappset
io_rw_32
m33_hw_t::ctiappclear
io_rw_32
m33_hw_t::ctiapppulse
io_rw_32
m33_hw_t::trccntrldvr0
io_rw_32
m33_hw_t::_pad49
uint32_t
[
15
]
m33_hw_t::trcidr8
io_ro_32
m33_hw_t::trcidr9
io_ro_32
m33_hw_t::trcidr10
io_ro_32
m33_hw_t::trcidr11
io_ro_32
m33_hw_t::trcidr12
io_ro_32
m33_hw_t::trcidr13
io_ro_32
m33_hw_t::_pad50
uint32_t
[
10
]
m33_hw_t::trcimspec
io_ro_32
m33_hw_t::_pad51
uint32_t
[
7
]
m33_hw_t::trcidr0
io_ro_32
m33_hw_t::trcidr1
io_ro_32
m33_hw_t::trcidr2
io_ro_32
m33_hw_t::trcidr3
io_ro_32
m33_hw_t::trcidr4
io_ro_32
m33_hw_t::trcidr5
io_ro_32
m33_hw_t::trcidr6
io_rw_32
m33_hw_t::trcidr7
io_rw_32
m33_hw_t::_pad52
uint32_t
[
2
]
m33_hw_t::trcrsctlr
io_rw_32
[
2
]
m33_hw_t::_pad53
uint32_t
[
36
]
m33_hw_t::trcsscsr
io_rw_32
m33_hw_t::_pad54
uint32_t
[
7
]
m33_hw_t::trcsspcicr
io_rw_32
m33_hw_t::_pad55
uint32_t
[
19
]
m33_hw_t::trcpdcr
io_rw_32
m33_hw_t::trcpdsr
io_ro_32
m33_hw_t::mpu_rlar
io_rw_32
m33_hw_t::mpu_rbar_a1
io_rw_32
m33_hw_t::mpu_rlar_a1
io_rw_32
m33_hw_t::mpu_rbar_a2
io_rw_32
m33_hw_t::mpu_rlar_a2
io_rw_32
m33_hw_t::mpu_rbar_a3
io_rw_32
m33_hw_t::mpu_rlar_a3
io_rw_32
m33_hw_t::_pad35
uint32_t
m33_hw_t::mpu_mair
io_rw_32
[
2
]
m33_hw_t::_pad36
uint32_t
[
2
]
m33_hw_t::sau_ctrl
io_rw_32
m33_hw_t::sau_type
io_ro_32
m33_hw_t::sau_rnr
io_rw_32
m33_hw_t::sau_rbar
io_rw_32
m33_hw_t::sau_rlar
io_rw_32
m33_hw_t::sfsr
io_rw_32
m33_hw_t::sfar
io_rw_32
m33_hw_t::_pad37
uint32_t
m33_hw_t::dhcsr
io_rw_32
m33_hw_t::dcrsr
io_rw_32
m33_hw_t::dcrdr
io_rw_32
m33_hw_t::demcr
io_rw_32
m33_hw_t::_pad38
uint32_t
[
2
]
m33_hw_t::dscsr
io_rw_32
m33_hw_t::_pad39
uint32_t
[
61
]
m33_hw_t::stir
io_rw_32
m33_hw_t::_pad40
uint32_t
[
12
]
m33_hw_t::fpccr
io_rw_32
m33_hw_t::fpcar
io_rw_32
m33_hw_t::fpdscr
io_rw_32
m33_hw_t::mvfr
io_ro_32
[
3
]
m33_hw_t::ctiinen
io_rw_32
[
8
]
m33_hw_t::_pad63
uint32_t
[
24
]
m33_hw_t::ctiouten
io_rw_32
[
8
]
m33_hw_t::_pad64
uint32_t
[
28
]
m33_hw_t::ctitriginstatus
io_ro_32
m33_hw_t::ctitrigoutstatus
io_ro_32
m33_hw_t::ctichinstatus
io_ro_32
m33_hw_t::_pad65
uint32_t
m33_hw_t::ctigate
io_rw_32
m33_hw_t::asicctl
io_rw_32
m33_hw_t::_pad66
uint32_t
[
871
]
m33_hw_t::itchout
io_rw_32
m33_hw_t::ittrigout
io_rw_32
m33_hw_t::_pad67
uint32_t
[
2
]
m33_hw_t::itchin
io_ro_32
m33_hw_t::_pad68
uint32_t
[
2
]
m33_hw_t::itctrl
io_rw_32
m33_hw_t::_pad69
uint32_t
[
46
]
m33_hw_t::devarch
io_ro_32
m33_hw_t::_pad70
uint32_t
[
2
]
m33_hw_t::devid
io_ro_32
m33_hw_t::devtype
io_ro_32
m33_hw_t::pidr4
io_ro_32
m33_hw_t::pidr5
io_rw_32
m33_hw_t::pidr6
io_rw_32
m33_hw_t::pidr7
io_rw_32
m33_hw_t::pidr0
io_ro_32
m33_hw_t::pidr1
io_ro_32
m33_hw_t::pidr2
io_ro_32
m33_hw_t::pidr3
io_ro_32
m33_hw_t::cidr
io_ro_32
[
4
]
Examples
References
from
examples
Call Tree
from
examples
All items filtered out
All items filtered out
Data Use
from
examples
All items filtered out
All items filtered out
Class Tree
from
examples
All items filtered out
All items filtered out
Override Tree
from
examples
All items filtered out
All items filtered out
Implementations
from
examples
All items filtered out
All items filtered out
Instances
from
examples
Lifecycle
from
examples
All items filtered out
All items filtered out