Symbols ![]()
loading...
Files ![]()
loading...
adiv5_dap struct
This represents an ARM Debug Interface (v5) Debug Access Port (DAP). A DAP has two types of component: one Debug Port (DP), which is a transport agent; and at least one Access Port (AP), controlling resource access. There are two basic DP transports: JTAG, and ARM's low pin-count SWD. Accordingly, this interface is responsible for hiding the transport differences so upper layer code can largely ignore them. When the chip is implemented with JTAG-DP or SW-DP, the transport is fixed as JTAG or SWD, respectively. Chips incorporating SWJ-DP permit a choice made at board design time (by only using the SWD pins), or as part of setting up a debug session (if all the dual-role JTAG/SWD signals are available).
Syntax
struct adiv5_dap;
Implemented in ![]()
arm_adi_v5.h:348
Fields
Field
Declared as
Description
struct list_head
size_t
uint32_t
uint64_t
bool
Partial DPBANKSEL validity for SWD only. ADIv6 line reset sets DP SELECT DPBANKSEL to zero, ADIv5 does not. We can rely on it for the banked DP register 0 also on ADIv5 as ADIv5 has no mapping for DP reg 0 - it is always DPIDR. It is important to avoid setting DP SELECT in connection reset state before reading DPIDR.
uint8_t
uint32_t *
Holds the pointer to the destination word for the last queued read, for use with posted AP read sequence optimization.
bool
STLINK adapter need to know if last AP operation was read or write, and in case of write has to flush it with a dummy read from DP_RDBUFF.
bool
Signals that an attempt to reestablish communication afresh should be performed before the next access.
bool
Flag saying whether to ignore the syspwrupack flag in DAP. Some devices do not set this bit until later in the bringup sequence.
uint32_t
Value to select DP in SWD multidrop mode or DP_TARGETSEL_INVALID.
bool
TPARTNO and TDESIGNER fields of multidrop_targetsel have been configured.
bool
TINSTANCE field of multidrop_targetsel has been configured.
unsigned int
Related Functions
Found 94 other functions taking a adiv5_dap
argument:
Function
Description
Queue a DP register read. Note that not all DP registers are readable; also, that JTAG and SWD have slight differences in DP register support.
Queue a DP register write. Note that not all DP registers are writable; also, that JTAG and SWD have slight differences in DP register support.
Queue an AP abort operation. The current AP transaction is aborted, including any update of the transaction counter. The AP is left in an unknown state (so it must be re-initialized). For use only after the AP has reported WAIT status for an extended period.
Perform all queued DAP operations, and clear any errors posted in the CTRL_STAT register when they are done. Note that if more than one AP operation will be queued, one of the first operations in the queue should probably enable CORUNDETECT in the CTRL/STAT register.
Check if SWD multidrop configuration is valid
Check if DAP is ADIv6
Send an adi-v5 sequence to the DAP.
Initialize a DAP. This sets up the power domains, prepares the DP for further use and activates overrun checking.
Initialize a DAP or do reconnect if DAP is not accessible.
Invalidate cached DP select and cached TAR and CSW of all APs
Put the debug link into SWD mode, if the target supports it. The link's initial mode may be either JTAG (for example, with SWJ-DP after reset) or SWD. Note that targets using the JTAG-DP do not support SWD, and that some targets which could otherwise support it may have been configured to disable SWD signaling
Put the debug link into JTAG mode, if the target supports it. The link's initial mode may be either SWD or JTAG. Note that targets implemented with SW-DP do not support JTAG, and that some targets which could otherwise support it may have been configured to disable JTAG signaling
reg 31:8 - no effect reg 7:4 - bank reg 3:2 - register reg 1:0 - no effect
DPACC and APACC scanchain access through JTAG-DP (or SWJ-DP)
Scan DPACC or APACC using target ordered uint8_t buffers. No endianness conversions are performed. See section 4.4.3 of the ADIv5/ADIv6 spec, which discusses operations which access these registers. Note that only one scan is performed. If rnw is set, a separate scan will be needed to collect the data which was read; the "invalue" collects the posted result of a preceding operation, not the current one.
Scan DPACC or APACC out and in from host ordered uint32_t buffers. This is exactly like adi_jtag_dp_scan(), except that endianness conversions are performed (so the types of invalue and outvalue must be different).
Select the DP register bank
Executes all queued DAP operations.
Put the SWJ-DP back to JTAG mode