RCC_PLLI2SInitTypeDef::PLLI2SQ field

Specifies the division factor for SAI1 clock. This parameter must be a number between Min_Data = 2 and Max_Data = 15. This parameter will be used only when PLLI2S is selected as Clock Source SAI

Syntax

Show:

Summary

Declaration

from stm32f4xx_hal_rcc_ex.h:307

uint32_t PLLI2SQ;

Examples

RCC_PLLI2SInitTypeDef::PLLI2SQ is referenced by 39 libraries and example projects:

References

from examples

RCC_PLLI2SInitTypeDef::PLLI2SQ field

Syntax

Examples

References

Call Tree

Data Use

Class Tree

Override Tree

Implementations

Instances

Lifecycle