RCC_PLLI2SInitTypeDef::PLLI2SM field
Specifies division factor for PLL VCO input clock. This parameter must be a number between Min_Data = 2 and Max_Data = 63
Examples
RCC_PLLI2SInitTypeDef::PLLI2SM is referenced by 37 libraries and example projects: