FMC_SDRAM_TimingTypeDef::RowCycleDelay field
Defines the delay between the Refresh command and the Activate command and the delay between two consecutive Refresh commands in number of memory clock cycles. This parameter can be a value between Min_Data = 1 and Max_Data = 16
![]()
uint32_t RowCycleDelay;
FMC_SDRAM_TimingTypeDef::RowCycleDelay is read by 1 function:
![]()
FMC_SDRAM_TimingTypeDef::RowCycleDelay