FMC_SDRAM_TimingTypeDef::RCDDelay field
Defines the delay between the Activate Command and a Read/Write command in number of memory clock cycles. This parameter can be a value between Min_Data = 1 and Max_Data = 16
![]()
uint32_t RCDDelay;
FMC_SDRAM_TimingTypeDef::RCDDelay is read by 1 function:
![]()
FMC_SDRAM_TimingTypeDef::RCDDelay