FMC_PCCARD_InitTypeDef::TCLRSetupTime field

Defines the number of HCLK cycles to configure the delay between CLE low and RE low. This parameter can be a value between Min_Data = 0 and Max_Data = 255