HAL
+
0
/17 examples
SourceVu will show references to
__HAL_RCC_TIM2_CLK_ENABLE
from the following samples and libraries:
Examples
STM32446E_EVAL
Examples
ADC
ADC_TriggerMode
TIM
TIM_CascadeSynchro
TIM_DMA
TIM_DMABurst
TIM_ParallelSynchro
STM32469I_EVAL
Examples
ADC
ADC_TriggerMode
TIM
TIM_CascadeSynchro
TIM_DMA
TIM_DMABurst
TIM_ParallelSynchro
STM324x9I_EVAL
Examples
TIM
TIM_CascadeSynchro
TIM_OCInactive
TIM_ParallelSynchro
STM324xG_EVAL
Examples
TIM
TIM_CascadeSynchro
TIM_OCInactive
TIM_ParallelSynchro
STM32F411RE-Nucleo
Examples_MIX
TIM
TIM_PWMInput
Symbol previews are coming soon...
Symbols
loading...
Files
loading...
Summary
Syntax
Examples
References
Call Tree
Data Use
Class Tree
Override Tree
Implementations
Instances
Lifecycle
SourceVu
STM32 Libraries and Samples
HAL
__HAL_RCC_TIM2_CLK_ENABLE
__HAL_RCC_TIM2_CLK_ENABLE macro
Enable or disable the Low Speed APB (APB1) peripheral clock.
Syntax
Show:
Summary
Declaration
from
stm32f4xx_hal_rcc_ex.h:3011
#define
__HAL_RCC_TIM2_CLK_ENABLE
(
)
do
{
\
__IO
uint32_t
tmpreg
=
0x00U
;
\
SET_BIT
(
RCC
->
APB1ENR
,
RCC_APB1ENR_TIM2EN
)
;
\
\
tmpreg
=
READ_BIT
(
RCC
->
APB1ENR
,
RCC_APB1ENR_TIM2EN
)
;
\
UNUSED
(
tmpreg
)
;
\
}
while
(
0U
)
Notes
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it.
Examples
__HAL_RCC_TIM2_CLK_ENABLE
is referenced by 17 libraries and example projects:
References
from
examples
Call Tree
from
examples
All items filtered out
All items filtered out
Data Use
from
examples
All items filtered out
All items filtered out
Class Tree
from
examples
All items filtered out
All items filtered out
Override Tree
from
examples
All items filtered out
All items filtered out
Implementations
from
examples
All items filtered out
All items filtered out
Instances
from
examples
Lifecycle
from
examples
All items filtered out
All items filtered out