/** ****************************************************************************** * @file stm32f4xx_hal_cortex.c * @author MCD Application Team * @brief CORTEX HAL module driver. * This file provides firmware functions to manage the following * functionalities of the CORTEX: * + Initialization and de-initialization functions * + Peripheral Control functions * @verbatim ============================================================================== ##### How to use this driver ##### ============================================================================== [..] *** How to configure Interrupts using CORTEX HAL driver *** =========================================================== [..] This section provides functions allowing to configure the NVIC interrupts (IRQ). The Cortex-M4 exceptions are managed by CMSIS functions. (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function according to the following table. (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ(). (#) please refer to programming manual for details in how to configure priority. -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. The pending IRQ priority will be managed only by the sub priority. -@- IRQ priority order (sorted by highest to lowest priority): (+@) Lowest preemption priority (+@) Lowest sub priority (+@) Lowest hardware priority (IRQ number) [..] *** How to configure Systick using CORTEX HAL driver *** ======================================================== [..] Setup SysTick Timer for time base. (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which is a CMSIS function that: (++) Configures the SysTick Reload register with value passed as function parameter. (++) Configures the SysTick IRQ priority to the lowest value 0x0F. (++) Resets the SysTick Counter register. (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK). (++) Enables the SysTick Interrupt. (++) Starts the SysTick Counter. (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined inside the stm32f4xx_hal_cortex.h file. (+) You can change the SysTick IRQ priority by calling the HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS function. (+) To adjust the SysTick time base, use the following formula: Reload Value = SysTick Counter Clock (Hz) x Desired Time base (s) (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function (++) Reload Value should not exceed 0xFFFFFF @endverbatim ****************************************************************************** * @attention * * Copyright (c) 2017 STMicroelectronics. * All rights reserved. * * This software is licensed under terms that can be found in the LICENSE file in * the root directory of this software component. * If no LICENSE file comes with this software, it is provided AS-IS. ****************************************************************************** *//* ... *//* Includes ------------------------------------------------------------------*/#include"stm32f4xx_hal.h"/** @addtogroup STM32F4xx_HAL_Driver * @{ *//* ... *//** @defgroup CORTEX CORTEX * @brief CORTEX HAL module driver * @{ *//* ... */#ifdefHAL_CORTEX_MODULE_ENABLED/* Private types -------------------------------------------------------------*//* Private variables ---------------------------------------------------------*//* Private constants ---------------------------------------------------------*//* Private macros ------------------------------------------------------------*//* Private functions ---------------------------------------------------------*//* Exported functions --------------------------------------------------------*//** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions * @{ *//* ... *//** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions * @brief Initialization and Configuration functions *@verbatim ============================================================================== ##### Initialization and de-initialization functions ##### ============================================================================== [..] This section provides the CORTEX HAL driver functions allowing to configure Interrupts Systick functionalities @endverbatim * @{ *//* ... *//** * @brief Sets the priority grouping field (preemption priority and subpriority) * using the required unlock sequence. * @param PriorityGroup The priority grouping bits length. * This parameter can be one of the following values: * @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority * 4 bits for subpriority * @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority * 3 bits for subpriority * @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority * 2 bits for subpriority * @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority * 1 bits for subpriority * @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority * 0 bits for subpriority * @note When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. * The pending IRQ priority will be managed only by the subpriority. * @retval None *//* ... */voidHAL_NVIC_SetPriorityGrouping(uint32_tPriorityGroup){/* Check the parameters */assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */NVIC_SetPriorityGrouping(PriorityGroup);}{ ... }/** * @brief Sets the priority of an interrupt. * @param IRQn External interrupt number. * This parameter can be an enumerator of IRQn_Type enumeration * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h)) * @param PreemptPriority The preemption priority for the IRQn channel. * This parameter can be a value between 0 and 15 * A lower priority value indicates a higher priority * @param SubPriority the subpriority level for the IRQ channel. * This parameter can be a value between 0 and 15 * A lower priority value indicates a higher priority. * @retval None *//* ... */voidHAL_NVIC_SetPriority(IRQn_TypeIRQn,uint32_tPreemptPriority,uint32_tSubPriority){uint32_tprioritygroup=0x00U;/* Check the parameters */assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));prioritygroup=NVIC_GetPriorityGrouping();NVIC_SetPriority(IRQn,NVIC_EncodePriority(prioritygroup,PreemptPriority,SubPriority));}{ ... }/** * @brief Enables a device specific interrupt in the NVIC interrupt controller. * @note To configure interrupts priority correctly, the NVIC_PriorityGroupConfig() * function should be called before. * @param IRQn External interrupt number. * This parameter can be an enumerator of IRQn_Type enumeration * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h)) * @retval None *//* ... */voidHAL_NVIC_EnableIRQ(IRQn_TypeIRQn){/* Check the parameters */assert_param(IS_NVIC_DEVICE_IRQ(IRQn));/* Enable interrupt */NVIC_EnableIRQ(IRQn);}{ ... }/** * @brief Disables a device specific interrupt in the NVIC interrupt controller. * @param IRQn External interrupt number. * This parameter can be an enumerator of IRQn_Type enumeration * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h)) * @retval None *//* ... */voidHAL_NVIC_DisableIRQ(IRQn_TypeIRQn){/* Check the parameters */assert_param(IS_NVIC_DEVICE_IRQ(IRQn));/* Disable interrupt */NVIC_DisableIRQ(IRQn);}{ ... }/** * @brief Initiates a system reset request to reset the MCU. * @retval None *//* ... */voidHAL_NVIC_SystemReset(void){/* System Reset */NVIC_SystemReset();}{ ... }/** * @brief Initializes the System Timer and its interrupt, and starts the System Tick Timer. * Counter is in free running mode to generate periodic interrupts. * @param TicksNumb Specifies the ticks Number of ticks between two interrupts. * @retval status: - 0 Function succeeded. * - 1 Function failed. *//* ... */uint32_tHAL_SYSTICK_Config(uint32_tTicksNumb){returnSysTick_Config(TicksNumb);}{ ... }/** * @} *//* ... *//** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions * @brief Cortex control functions *@verbatim ============================================================================== ##### Peripheral Control functions ##### ============================================================================== [..] This subsection provides a set of functions allowing to control the CORTEX (NVIC, SYSTICK, MPU) functionalities. @endverbatim * @{ *//* ... */#if(__MPU_PRESENT==1U)/** * @brief Disables the MPU * @retval None *//* ... */voidHAL_MPU_Disable(void){/* Make sure outstanding transfers are done */__DMB();/* Disable fault exceptions */SCB->SHCSR&=~SCB_SHCSR_MEMFAULTENA_Msk;/* Disable the MPU and clear the control register*/MPU->CTRL=0U;}{ ... }/** * @brief Enable the MPU. * @param MPU_Control Specifies the control mode of the MPU during hard fault, * NMI, FAULTMASK and privileged access to the default memory * This parameter can be one of the following values: * @arg MPU_HFNMI_PRIVDEF_NONE * @arg MPU_HARDFAULT_NMI * @arg MPU_PRIVILEGED_DEFAULT * @arg MPU_HFNMI_PRIVDEF * @retval None *//* ... */voidHAL_MPU_Enable(uint32_tMPU_Control){/* Enable the MPU */MPU->CTRL=MPU_Control|MPU_CTRL_ENABLE_Msk;/* Enable fault exceptions */SCB->SHCSR|=SCB_SHCSR_MEMFAULTENA_Msk;/* Ensure MPU setting take effects */__DSB();__ISB();}{ ... }/** * @brief Initializes and configures the Region and the memory to be protected. * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains * the initialization and configuration information. * @retval None *//* ... */voidHAL_MPU_ConfigRegion(MPU_Region_InitTypeDef*MPU_Init){/* Check the parameters */assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));/* Set the Region number */MPU->RNR=MPU_Init->Number;if((MPU_Init->Enable)!=RESET){/* Check the parameters */assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));MPU->RBAR=MPU_Init->BaseAddress;MPU->RASR=((uint32_t)MPU_Init->DisableExec<<MPU_RASR_XN_Pos)|((uint32_t)MPU_Init->AccessPermission<<MPU_RASR_AP_Pos)|((uint32_t)MPU_Init->TypeExtField<<MPU_RASR_TEX_Pos)|((uint32_t)MPU_Init->IsShareable<<MPU_RASR_S_Pos)|((uint32_t)MPU_Init->IsCacheable<<MPU_RASR_C_Pos)|((uint32_t)MPU_Init->IsBufferable<<MPU_RASR_B_Pos)|((uint32_t)MPU_Init->SubRegionDisable<<MPU_RASR_SRD_Pos)|((uint32_t)MPU_Init->Size<<MPU_RASR_SIZE_Pos)|((uint32_t)MPU_Init->Enable<<MPU_RASR_ENABLE_Pos);}if ((MPU_Init->Enable) != RESET) { ... }else{MPU->RBAR=0x00U;MPU->RASR=0x00U;}else { ... }}{ ... }#endif/* ... *//* __MPU_PRESENT *//** * @brief Clear pending events. * @retval None *//* ... */voidHAL_CORTEX_ClearEvent(void){__SEV();__WFE();}{ ... }/** * @brief Gets the priority grouping field from the NVIC Interrupt Controller. * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field) *//* ... */uint32_tHAL_NVIC_GetPriorityGrouping(void){/* Get the PRIGROUP[10:8] field value */returnNVIC_GetPriorityGrouping();}{ ... }/** * @brief Gets the priority of an interrupt. * @param IRQn External interrupt number. * This parameter can be an enumerator of IRQn_Type enumeration * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h)) * @param PriorityGroup the priority grouping bits length. * This parameter can be one of the following values: * @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority * 4 bits for subpriority * @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority * 3 bits for subpriority * @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority * 2 bits for subpriority * @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority * 1 bits for subpriority * @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority * 0 bits for subpriority * @param pPreemptPriority Pointer on the Preemptive priority value (starting from 0). * @param pSubPriority Pointer on the Subpriority value (starting from 0). * @retval None *//* ... */voidHAL_NVIC_GetPriority(IRQn_TypeIRQn,uint32_tPriorityGroup,uint32_t*pPreemptPriority,uint32_t*pSubPriority){/* Check the parameters */assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));/* Get priority for Cortex-M system or device specific interrupts */NVIC_DecodePriority(NVIC_GetPriority(IRQn),PriorityGroup,pPreemptPriority,pSubPriority);}{ ... }/** * @brief Sets Pending bit of an external interrupt. * @param IRQn External interrupt number * This parameter can be an enumerator of IRQn_Type enumeration * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h)) * @retval None *//* ... */voidHAL_NVIC_SetPendingIRQ(IRQn_TypeIRQn){/* Check the parameters */assert_param(IS_NVIC_DEVICE_IRQ(IRQn));/* Set interrupt pending */NVIC_SetPendingIRQ(IRQn);}{ ... }/** * @brief Gets Pending Interrupt (reads the pending register in the NVIC * and returns the pending bit for the specified interrupt). * @param IRQn External interrupt number. * This parameter can be an enumerator of IRQn_Type enumeration * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h)) * @retval status: - 0 Interrupt status is not pending. * - 1 Interrupt status is pending. *//* ... */uint32_tHAL_NVIC_GetPendingIRQ(IRQn_TypeIRQn){/* Check the parameters */assert_param(IS_NVIC_DEVICE_IRQ(IRQn));/* Return 1 if pending else 0 */returnNVIC_GetPendingIRQ(IRQn);}{ ... }/** * @brief Clears the pending bit of an external interrupt. * @param IRQn External interrupt number. * This parameter can be an enumerator of IRQn_Type enumeration * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h)) * @retval None *//* ... */voidHAL_NVIC_ClearPendingIRQ(IRQn_TypeIRQn){/* Check the parameters */assert_param(IS_NVIC_DEVICE_IRQ(IRQn));/* Clear pending interrupt */NVIC_ClearPendingIRQ(IRQn);}{ ... }/** * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit). * @param IRQn External interrupt number * This parameter can be an enumerator of IRQn_Type enumeration * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h)) * @retval status: - 0 Interrupt status is not pending. * - 1 Interrupt status is pending. *//* ... */uint32_tHAL_NVIC_GetActive(IRQn_TypeIRQn){/* Check the parameters */assert_param(IS_NVIC_DEVICE_IRQ(IRQn));/* Return 1 if active else 0 */returnNVIC_GetActive(IRQn);}{ ... }/** * @brief Configures the SysTick clock source. * @param CLKSource specifies the SysTick clock source. * This parameter can be one of the following values: * @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source. * @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source. * @retval None *//* ... */voidHAL_SYSTICK_CLKSourceConfig(uint32_tCLKSource){/* Check the parameters */assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));if(CLKSource==SYSTICK_CLKSOURCE_HCLK){SysTick->CTRL|=SYSTICK_CLKSOURCE_HCLK;}if (CLKSource == SYSTICK_CLKSOURCE_HCLK) { ... }else{SysTick->CTRL&=~SYSTICK_CLKSOURCE_HCLK;}else { ... }}{ ... }/** * @brief This function handles SYSTICK interrupt request. * @retval None *//* ... */voidHAL_SYSTICK_IRQHandler(void){HAL_SYSTICK_Callback();}{ ... }/** * @brief SYSTICK callback. * @retval None *//* ... */__weakvoidHAL_SYSTICK_Callback(void){/* NOTE : This function Should not be modified, when the callback is needed, the HAL_SYSTICK_Callback could be implemented in the user file *//* ... */}{ ... }/** * @} *//* ... *//** * @} *//* ... *//* ... */#endif/* HAL_CORTEX_MODULE_ENABLED *//** * @} *//* ... *//** * @} *//* ... */
Details
Show: from
Types: Columns:
All items filtered out
All items filtered out
This file uses the notable symbols shown below. Click anywhere in the file to view more details.