1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
218
219
220
221
225
226
227
228
229
230
231
232
233
243
244
245
246
247
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
275
276
277
278
279
280
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
321
322
323
324
325
326
327
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
381
385
386
387
391
395
396
397
401
405
406
407
411
415
416
417
421
425
426
427
431
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
460
461
462
463
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
507
516
517
523
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
571
572
573
574
575
576
580
584
588
592
596
600
604
608
612
616
620
624
628
632
636
643
644
645
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
714
718
722
726
730
734
738
742
746
750
754
758
762
766
770
777
778
779
800
801
802
803
804
805
806
807
808
809
810
811
812
813
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
868
869
870
871
872
873
874
875
876
877
878
879
886
887
891
892
893
894
895
896
897
905
906
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
958
963
964
965
970
975
976
977
981
982
983
984
985
986
987
988
995
996
997
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1265
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1291
1297
1298
1299
1300
1301
1302
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1366
1367
1368
1373
1374
1375
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1412
1413
1414
1418
1419
1420
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1548
1553
1554
1559
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1582
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1628
1629
1630
1631
1632
1633
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1750
1751
1753
1754
1755
1756
1757
1762
1767
1768
1769
1770
1771
1773
1774
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1793
1794
1796
1797
1798
1799
1800
1805
1810
1811
1812
1813
1814
1816
1817
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1836
1837
1839
1840
1841
1842
1843
1848
1853
1854
1855
1856
1857
1859
1860
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1893
1894
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1910
1911
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1942
1943
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1959
1960
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1978
1979
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1997
1998
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2049
2053
2057
2061
2065
2069
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2092
2093
2095
2096
2097
2098
2099
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2136
2137
2138
2139
2140
2141
2145
2146
2147
2153
2154
2155
2156
2157
2158
2162
2163
2164
2170
2171
2172
2173
2174
2175
2179
2180
2181
2187
2188
2189
2190
2191
2192
2196
2197
2198
2204
2205
2206
2207
2208
2209
2213
2214
2215
2221
2222
2223
2224
2225
2226
2230
2231
2232
2238
2239
2240
2241
2242
2243
2247
2248
2249
2255
2256
2257
2258
2259
2260
2264
2265
2266
2272
2273
2274
2275
2276
2277
2281
2282
2283
2289
2290
2291
2292
2293
2294
2298
2299
2300
2306
2307
2308
2309
2310
2311
2314
2315
2316
2322
2323
2324
2325
2326
2327
2331
2332
2333
2339
2340
2341
2342
2343
2344
2347
2348
2349
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2376
2377
2378
2379
2380
2381
2382
2383
2384
2389
2390
2395
2399
2400
2401
2402
2403
2404
2405
2411
2416
2417
2423
2424
2425
2426
2427
2428
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2449
2450
2453
2454
2455
2456
2459
2460
2461
2462
/* ... */
#include "stm32f4xx_hal.h"
/* ... */
#if defined(CAN1)
/* ... */
#ifdef HAL_CAN_MODULE_ENABLED
#ifdef HAL_CAN_LEGACY_MODULE_ENABLED
#error "The CAN driver cannot be used with its legacy, Please enable only one CAN module at once"
#endif
/* ... */
#define CAN_TIMEOUT_VALUE 10U
#define CAN_WAKEUP_TIMEOUT_COUNTER 1000000U
/* ... */
Private define
/* ... */
/* ... */
/* ... */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
uint32_t tickstart;
if (hcan == NULL)
{
return HAL_ERROR;
}if (hcan == NULL) { ... }
assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TimeTriggeredMode));
assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoBusOff));
assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoWakeUp));
assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoRetransmission));
assert_param(IS_FUNCTIONAL_STATE(hcan->Init.ReceiveFifoLocked));
assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TransmitFifoPriority));
assert_param(IS_CAN_MODE(hcan->Init.Mode));
assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
if (hcan->State == HAL_CAN_STATE_RESET)
{
hcan->RxFifo0MsgPendingCallback = HAL_CAN_RxFifo0MsgPendingCallback;
hcan->RxFifo0FullCallback = HAL_CAN_RxFifo0FullCallback;
hcan->RxFifo1MsgPendingCallback = HAL_CAN_RxFifo1MsgPendingCallback;
hcan->RxFifo1FullCallback = HAL_CAN_RxFifo1FullCallback;
hcan->TxMailbox0CompleteCallback = HAL_CAN_TxMailbox0CompleteCallback;
hcan->TxMailbox1CompleteCallback = HAL_CAN_TxMailbox1CompleteCallback;
hcan->TxMailbox2CompleteCallback = HAL_CAN_TxMailbox2CompleteCallback;
hcan->TxMailbox0AbortCallback = HAL_CAN_TxMailbox0AbortCallback;
hcan->TxMailbox1AbortCallback = HAL_CAN_TxMailbox1AbortCallback;
hcan->TxMailbox2AbortCallback = HAL_CAN_TxMailbox2AbortCallback;
hcan->SleepCallback = HAL_CAN_SleepCallback;
hcan->WakeUpFromRxMsgCallback = HAL_CAN_WakeUpFromRxMsgCallback;
hcan->ErrorCallback = HAL_CAN_ErrorCallback;
if (hcan->MspInitCallback == NULL)
{
hcan->MspInitCallback = HAL_CAN_MspInit;
}if (hcan->MspInitCallback == NULL) { ... }
hcan->MspInitCallback(hcan);
}if (hcan->State == HAL_CAN_STATE_RESET) { ... }
/* ... */
#else
if (hcan->State == HAL_CAN_STATE_RESET)
{
HAL_CAN_MspInit(hcan);
}if (hcan->State == HAL_CAN_STATE_RESET) { ... }
/* ... */#endif
SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
tickstart = HAL_GetTick();
while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
{
if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
{
hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
hcan->State = HAL_CAN_STATE_ERROR;
return HAL_ERROR;
}if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE) { ... }
}while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U) { ... }
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
tickstart = HAL_GetTick();
while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
{
if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
{
hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
hcan->State = HAL_CAN_STATE_ERROR;
return HAL_ERROR;
}if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE) { ... }
}while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U) { ... }
if (hcan->Init.TimeTriggeredMode == ENABLE)
{
SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
}if (hcan->Init.TimeTriggeredMode == ENABLE) { ... }
else
{
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
}else { ... }
if (hcan->Init.AutoBusOff == ENABLE)
{
SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
}if (hcan->Init.AutoBusOff == ENABLE) { ... }
else
{
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
}else { ... }
if (hcan->Init.AutoWakeUp == ENABLE)
{
SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
}if (hcan->Init.AutoWakeUp == ENABLE) { ... }
else
{
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
}else { ... }
if (hcan->Init.AutoRetransmission == ENABLE)
{
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
}if (hcan->Init.AutoRetransmission == ENABLE) { ... }
else
{
SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
}else { ... }
if (hcan->Init.ReceiveFifoLocked == ENABLE)
{
SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
}if (hcan->Init.ReceiveFifoLocked == ENABLE) { ... }
else
{
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
}else { ... }
if (hcan->Init.TransmitFifoPriority == ENABLE)
{
SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
}if (hcan->Init.TransmitFifoPriority == ENABLE) { ... }
else
{
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
}else { ... }
WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode |
hcan->Init.SyncJumpWidth |
hcan->Init.TimeSeg1 |
hcan->Init.TimeSeg2 |
(hcan->Init.Prescaler - 1U)));
hcan->ErrorCode = HAL_CAN_ERROR_NONE;
hcan->State = HAL_CAN_STATE_READY;
return HAL_OK;
}HAL_CAN_Init (CAN_HandleTypeDef *hcan) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
if (hcan == NULL)
{
return HAL_ERROR;
}if (hcan == NULL) { ... }
assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
(void)HAL_CAN_Stop(hcan);
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
if (hcan->MspDeInitCallback == NULL)
{
hcan->MspDeInitCallback = HAL_CAN_MspDeInit;
}if (hcan->MspDeInitCallback == NULL) { ... }
hcan->MspDeInitCallback(hcan);
/* ... */
#else
HAL_CAN_MspDeInit(hcan);/* ... */
#endif
SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
hcan->ErrorCode = HAL_CAN_ERROR_NONE;
hcan->State = HAL_CAN_STATE_RESET;
return HAL_OK;
}HAL_CAN_DeInit (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_MspInit (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_MspDeInit(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_MspDeInit (CAN_HandleTypeDef *hcan) { ... }
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
/* ... */
HAL_StatusTypeDef HAL_CAN_RegisterCallback(CAN_HandleTypeDef *hcan, HAL_CAN_CallbackIDTypeDef CallbackID,
void (* pCallback)(CAN_HandleTypeDef *_hcan))
{
HAL_StatusTypeDef status = HAL_OK;
if (pCallback == NULL)
{
hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
return HAL_ERROR;
}if (pCallback == NULL) { ... }
if (hcan->State == HAL_CAN_STATE_READY)
{
switch (CallbackID)
{
case HAL_CAN_TX_MAILBOX0_COMPLETE_CB_ID :
hcan->TxMailbox0CompleteCallback = pCallback;
break;
case HAL_CAN_TX_MAILBOX0_COMPLETE_CB_ID :
case HAL_CAN_TX_MAILBOX1_COMPLETE_CB_ID :
hcan->TxMailbox1CompleteCallback = pCallback;
break;
case HAL_CAN_TX_MAILBOX1_COMPLETE_CB_ID :
case HAL_CAN_TX_MAILBOX2_COMPLETE_CB_ID :
hcan->TxMailbox2CompleteCallback = pCallback;
break;
case HAL_CAN_TX_MAILBOX2_COMPLETE_CB_ID :
case HAL_CAN_TX_MAILBOX0_ABORT_CB_ID :
hcan->TxMailbox0AbortCallback = pCallback;
break;
case HAL_CAN_TX_MAILBOX0_ABORT_CB_ID :
case HAL_CAN_TX_MAILBOX1_ABORT_CB_ID :
hcan->TxMailbox1AbortCallback = pCallback;
break;
case HAL_CAN_TX_MAILBOX1_ABORT_CB_ID :
case HAL_CAN_TX_MAILBOX2_ABORT_CB_ID :
hcan->TxMailbox2AbortCallback = pCallback;
break;
case HAL_CAN_TX_MAILBOX2_ABORT_CB_ID :
case HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID :
hcan->RxFifo0MsgPendingCallback = pCallback;
break;
case HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID :
case HAL_CAN_RX_FIFO0_FULL_CB_ID :
hcan->RxFifo0FullCallback = pCallback;
break;
case HAL_CAN_RX_FIFO0_FULL_CB_ID :
case HAL_CAN_RX_FIFO1_MSG_PENDING_CB_ID :
hcan->RxFifo1MsgPendingCallback = pCallback;
break;
case HAL_CAN_RX_FIFO1_MSG_PENDING_CB_ID :
case HAL_CAN_RX_FIFO1_FULL_CB_ID :
hcan->RxFifo1FullCallback = pCallback;
break;
case HAL_CAN_RX_FIFO1_FULL_CB_ID :
case HAL_CAN_SLEEP_CB_ID :
hcan->SleepCallback = pCallback;
break;
case HAL_CAN_SLEEP_CB_ID :
case HAL_CAN_WAKEUP_FROM_RX_MSG_CB_ID :
hcan->WakeUpFromRxMsgCallback = pCallback;
break;
case HAL_CAN_WAKEUP_FROM_RX_MSG_CB_ID :
case HAL_CAN_ERROR_CB_ID :
hcan->ErrorCallback = pCallback;
break;
case HAL_CAN_ERROR_CB_ID :
case HAL_CAN_MSPINIT_CB_ID :
hcan->MspInitCallback = pCallback;
break;
case HAL_CAN_MSPINIT_CB_ID :
case HAL_CAN_MSPDEINIT_CB_ID :
hcan->MspDeInitCallback = pCallback;
break;
case HAL_CAN_MSPDEINIT_CB_ID :
default :
hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
status = HAL_ERROR;
break;default
}switch (CallbackID) { ... }
}if (hcan->State == HAL_CAN_STATE_READY) { ... }
else if (hcan->State == HAL_CAN_STATE_RESET)
{
switch (CallbackID)
{
case HAL_CAN_MSPINIT_CB_ID :
hcan->MspInitCallback = pCallback;
break;
case HAL_CAN_MSPINIT_CB_ID :
case HAL_CAN_MSPDEINIT_CB_ID :
hcan->MspDeInitCallback = pCallback;
break;
case HAL_CAN_MSPDEINIT_CB_ID :
default :
hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
status = HAL_ERROR;
break;default
}switch (CallbackID) { ... }
}else if (hcan->State == HAL_CAN_STATE_RESET) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
status = HAL_ERROR;
}else { ... }
return status;
}HAL_CAN_RegisterCallback (CAN_HandleTypeDef *hcan, HAL_CAN_CallbackIDTypeDef CallbackID, void (* pCallback)(CAN_HandleTypeDef *_hcan)) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_UnRegisterCallback(CAN_HandleTypeDef *hcan, HAL_CAN_CallbackIDTypeDef CallbackID)
{
HAL_StatusTypeDef status = HAL_OK;
if (hcan->State == HAL_CAN_STATE_READY)
{
switch (CallbackID)
{
case HAL_CAN_TX_MAILBOX0_COMPLETE_CB_ID :
hcan->TxMailbox0CompleteCallback = HAL_CAN_TxMailbox0CompleteCallback;
break;
case HAL_CAN_TX_MAILBOX0_COMPLETE_CB_ID :
case HAL_CAN_TX_MAILBOX1_COMPLETE_CB_ID :
hcan->TxMailbox1CompleteCallback = HAL_CAN_TxMailbox1CompleteCallback;
break;
case HAL_CAN_TX_MAILBOX1_COMPLETE_CB_ID :
case HAL_CAN_TX_MAILBOX2_COMPLETE_CB_ID :
hcan->TxMailbox2CompleteCallback = HAL_CAN_TxMailbox2CompleteCallback;
break;
case HAL_CAN_TX_MAILBOX2_COMPLETE_CB_ID :
case HAL_CAN_TX_MAILBOX0_ABORT_CB_ID :
hcan->TxMailbox0AbortCallback = HAL_CAN_TxMailbox0AbortCallback;
break;
case HAL_CAN_TX_MAILBOX0_ABORT_CB_ID :
case HAL_CAN_TX_MAILBOX1_ABORT_CB_ID :
hcan->TxMailbox1AbortCallback = HAL_CAN_TxMailbox1AbortCallback;
break;
case HAL_CAN_TX_MAILBOX1_ABORT_CB_ID :
case HAL_CAN_TX_MAILBOX2_ABORT_CB_ID :
hcan->TxMailbox2AbortCallback = HAL_CAN_TxMailbox2AbortCallback;
break;
case HAL_CAN_TX_MAILBOX2_ABORT_CB_ID :
case HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID :
hcan->RxFifo0MsgPendingCallback = HAL_CAN_RxFifo0MsgPendingCallback;
break;
case HAL_CAN_RX_FIFO0_MSG_PENDING_CB_ID :
case HAL_CAN_RX_FIFO0_FULL_CB_ID :
hcan->RxFifo0FullCallback = HAL_CAN_RxFifo0FullCallback;
break;
case HAL_CAN_RX_FIFO0_FULL_CB_ID :
case HAL_CAN_RX_FIFO1_MSG_PENDING_CB_ID :
hcan->RxFifo1MsgPendingCallback = HAL_CAN_RxFifo1MsgPendingCallback;
break;
case HAL_CAN_RX_FIFO1_MSG_PENDING_CB_ID :
case HAL_CAN_RX_FIFO1_FULL_CB_ID :
hcan->RxFifo1FullCallback = HAL_CAN_RxFifo1FullCallback;
break;
case HAL_CAN_RX_FIFO1_FULL_CB_ID :
case HAL_CAN_SLEEP_CB_ID :
hcan->SleepCallback = HAL_CAN_SleepCallback;
break;
case HAL_CAN_SLEEP_CB_ID :
case HAL_CAN_WAKEUP_FROM_RX_MSG_CB_ID :
hcan->WakeUpFromRxMsgCallback = HAL_CAN_WakeUpFromRxMsgCallback;
break;
case HAL_CAN_WAKEUP_FROM_RX_MSG_CB_ID :
case HAL_CAN_ERROR_CB_ID :
hcan->ErrorCallback = HAL_CAN_ErrorCallback;
break;
case HAL_CAN_ERROR_CB_ID :
case HAL_CAN_MSPINIT_CB_ID :
hcan->MspInitCallback = HAL_CAN_MspInit;
break;
case HAL_CAN_MSPINIT_CB_ID :
case HAL_CAN_MSPDEINIT_CB_ID :
hcan->MspDeInitCallback = HAL_CAN_MspDeInit;
break;
case HAL_CAN_MSPDEINIT_CB_ID :
default :
hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
status = HAL_ERROR;
break;default
}switch (CallbackID) { ... }
}if (hcan->State == HAL_CAN_STATE_READY) { ... }
else if (hcan->State == HAL_CAN_STATE_RESET)
{
switch (CallbackID)
{
case HAL_CAN_MSPINIT_CB_ID :
hcan->MspInitCallback = HAL_CAN_MspInit;
break;
case HAL_CAN_MSPINIT_CB_ID :
case HAL_CAN_MSPDEINIT_CB_ID :
hcan->MspDeInitCallback = HAL_CAN_MspDeInit;
break;
case HAL_CAN_MSPDEINIT_CB_ID :
default :
hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
status = HAL_ERROR;
break;default
}switch (CallbackID) { ... }
}else if (hcan->State == HAL_CAN_STATE_RESET) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_INVALID_CALLBACK;
status = HAL_ERROR;
}else { ... }
return status;
}HAL_CAN_UnRegisterCallback (CAN_HandleTypeDef *hcan, HAL_CAN_CallbackIDTypeDef CallbackID) { ... }
/* ... */#endif
/* ... */
/* ... */
/* ... */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
uint32_t filternbrbitpos;
CAN_TypeDef *can_ip = hcan->Instance;
HAL_CAN_StateTypeDef state = hcan->State;
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdHigh));
assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdLow));
assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdHigh));
assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdLow));
assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));
#if defined(CAN3)
if (hcan->Instance == CAN3)
{
assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
}if (hcan->Instance == CAN3) { ... }
else
{
can_ip = CAN1;
assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
}else { ... }
/* ... */#elif defined(CAN2)
can_ip = CAN1;
assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));/* ... */
#else
assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));/* ... */
#endif
SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
#if defined(CAN3)
if (can_ip == CAN1)
{
CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
}if (can_ip == CAN1) { ... }
/* ... */
#elif defined(CAN2)
CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
/* ... */
#endif
filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
{
CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
(0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
(0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
}if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT) { ... }
if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
{
SET_BIT(can_ip->FS1R, filternbrbitpos);
can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
(0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
(0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
}if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT) { ... }
if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
{
CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
}if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK) { ... }
else
{
SET_BIT(can_ip->FM1R, filternbrbitpos);
}else { ... }
if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
{
CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
}if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0) { ... }
else
{
SET_BIT(can_ip->FFA1R, filternbrbitpos);
}else { ... }
if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
{
SET_BIT(can_ip->FA1R, filternbrbitpos);
}if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE) { ... }
CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
return HAL_OK;
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
return HAL_ERROR;
}else { ... }
}HAL_CAN_ConfigFilter (CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig) { ... }
/* ... */
/* ... */
/* ... */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
uint32_t tickstart;
if (hcan->State == HAL_CAN_STATE_READY)
{
hcan->State = HAL_CAN_STATE_LISTENING;
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
tickstart = HAL_GetTick();
while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
{
if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
{
hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
hcan->State = HAL_CAN_STATE_ERROR;
return HAL_ERROR;
}if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE) { ... }
}while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U) { ... }
hcan->ErrorCode = HAL_CAN_ERROR_NONE;
return HAL_OK;
}if (hcan->State == HAL_CAN_STATE_READY) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
return HAL_ERROR;
}else { ... }
}HAL_CAN_Start (CAN_HandleTypeDef *hcan) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
uint32_t tickstart;
if (hcan->State == HAL_CAN_STATE_LISTENING)
{
SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
tickstart = HAL_GetTick();
while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
{
if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
{
hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
hcan->State = HAL_CAN_STATE_ERROR;
return HAL_ERROR;
}if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE) { ... }
}while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U) { ... }
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
hcan->State = HAL_CAN_STATE_READY;
return HAL_OK;
}if (hcan->State == HAL_CAN_STATE_LISTENING) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
return HAL_ERROR;
}else { ... }
}HAL_CAN_Stop (CAN_HandleTypeDef *hcan) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_RequestSleep(CAN_HandleTypeDef *hcan)
{
HAL_CAN_StateTypeDef state = hcan->State;
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
SET_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
return HAL_OK;
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
return HAL_ERROR;
}else { ... }
}HAL_CAN_RequestSleep (CAN_HandleTypeDef *hcan) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef *hcan)
{
__IO uint32_t count = 0;
HAL_CAN_StateTypeDef state = hcan->State;
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
do
{
count++;
if (count > CAN_WAKEUP_TIMEOUT_COUNTER)
{
hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
return HAL_ERROR;
}if (count > CAN_WAKEUP_TIMEOUT_COUNTER) { ... }
...} while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U);
return HAL_OK;
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
return HAL_ERROR;
}else { ... }
}HAL_CAN_WakeUp (CAN_HandleTypeDef *hcan) { ... }
/* ... */
uint32_t HAL_CAN_IsSleepActive(const CAN_HandleTypeDef *hcan)
{
uint32_t status = 0U;
HAL_CAN_StateTypeDef state = hcan->State;
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
{
status = 1U;
}if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U) { ... }
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
return status;
}HAL_CAN_IsSleepActive (const CAN_HandleTypeDef *hcan) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
const uint8_t aData[], uint32_t *pTxMailbox)
{
uint32_t transmitmailbox;
HAL_CAN_StateTypeDef state = hcan->State;
uint32_t tsr = READ_REG(hcan->Instance->TSR);
assert_param(IS_CAN_IDTYPE(pHeader->IDE));
assert_param(IS_CAN_RTR(pHeader->RTR));
assert_param(IS_CAN_DLC(pHeader->DLC));
if (pHeader->IDE == CAN_ID_STD)
{
assert_param(IS_CAN_STDID(pHeader->StdId));
}if (pHeader->IDE == CAN_ID_STD) { ... }
else
{
assert_param(IS_CAN_EXTID(pHeader->ExtId));
}else { ... }
assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
if (((tsr & CAN_TSR_TME0) != 0U) ||
((tsr & CAN_TSR_TME1) != 0U) ||
((tsr & CAN_TSR_TME2) != 0U))
{
transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
*pTxMailbox = (uint32_t)1 << transmitmailbox;
if (pHeader->IDE == CAN_ID_STD)
{
hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
pHeader->RTR);
}if (pHeader->IDE == CAN_ID_STD) { ... }
else
{
hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
pHeader->IDE |
pHeader->RTR);
}else { ... }
hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
if (pHeader->TransmitGlobalTime == ENABLE)
{
SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
}if (pHeader->TransmitGlobalTime == ENABLE) { ... }
WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
((uint32_t)aData[3] << CAN_TDL0R_DATA3_Pos) |
((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));
SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
return HAL_OK;
}if (((tsr & CAN_TSR_TME0) != 0U) || ((tsr & CAN_TSR_TME1) != 0U) || ((tsr & CAN_TSR_TME2) != 0U)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
return HAL_ERROR;
}else { ... }
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
return HAL_ERROR;
}else { ... }
}HAL_CAN_AddTxMessage (CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader, const uint8_t aData[], uint32_t *pTxMailbox) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_AbortTxRequest(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
HAL_CAN_StateTypeDef state = hcan->State;
assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
if ((TxMailboxes & CAN_TX_MAILBOX0) != 0U)
{
SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ0);
}if ((TxMailboxes & CAN_TX_MAILBOX0) != 0U) { ... }
if ((TxMailboxes & CAN_TX_MAILBOX1) != 0U)
{
SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ1);
}if ((TxMailboxes & CAN_TX_MAILBOX1) != 0U) { ... }
if ((TxMailboxes & CAN_TX_MAILBOX2) != 0U)
{
SET_BIT(hcan->Instance->TSR, CAN_TSR_ABRQ2);
}if ((TxMailboxes & CAN_TX_MAILBOX2) != 0U) { ... }
return HAL_OK;
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
return HAL_ERROR;
}else { ... }
}HAL_CAN_AbortTxRequest (CAN_HandleTypeDef *hcan, uint32_t TxMailboxes) { ... }
/* ... */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
uint32_t freelevel = 0U;
HAL_CAN_StateTypeDef state = hcan->State;
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
{
freelevel++;
}if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U) { ... }
if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
{
freelevel++;
}if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U) { ... }
if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
{
freelevel++;
}if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U) { ... }
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
return freelevel;
}HAL_CAN_GetTxMailboxesFreeLevel (const CAN_HandleTypeDef *hcan) { ... }
/* ... */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
uint32_t status = 0U;
HAL_CAN_StateTypeDef state = hcan->State;
assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
{
status = 1U;
}if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos)) { ... }
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
return status;
}HAL_CAN_IsTxMessagePending (const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes) { ... }
/* ... */
uint32_t HAL_CAN_GetTxTimestamp(const CAN_HandleTypeDef *hcan, uint32_t TxMailbox)
{
uint32_t timestamp = 0U;
uint32_t transmitmailbox;
HAL_CAN_StateTypeDef state = hcan->State;
assert_param(IS_CAN_TX_MAILBOX(TxMailbox));
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
transmitmailbox = POSITION_VAL(TxMailbox);
timestamp = (hcan->Instance->sTxMailBox[transmitmailbox].TDTR & CAN_TDT0R_TIME) >> CAN_TDT0R_TIME_Pos;
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
return timestamp;
}HAL_CAN_GetTxTimestamp (const CAN_HandleTypeDef *hcan, uint32_t TxMailbox) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
HAL_CAN_StateTypeDef state = hcan->State;
assert_param(IS_CAN_RX_FIFO(RxFifo));
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
if (RxFifo == CAN_RX_FIFO0)
{
if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
{
hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
return HAL_ERROR;
}if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U) { ... }
...}
else
{
if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
{
hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
return HAL_ERROR;
}if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U) { ... }
}else { ... }
pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
if (pHeader->IDE == CAN_ID_STD)
{
pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
}if (pHeader->IDE == CAN_ID_STD) { ... }
else
{
pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
}else { ... }
pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
{
pHeader->DLC = 8U;
}if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U) { ... }
else
{
pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
}else { ... }
pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
if (RxFifo == CAN_RX_FIFO0)
{
SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
...}
else
{
SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
}else { ... }
return HAL_OK;
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
return HAL_ERROR;
}else { ... }
}HAL_CAN_GetRxMessage (CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[]) { ... }
/* ... */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
uint32_t filllevel = 0U;
HAL_CAN_StateTypeDef state = hcan->State;
assert_param(IS_CAN_RX_FIFO(RxFifo));
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
if (RxFifo == CAN_RX_FIFO0)
{
filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
}if (RxFifo == CAN_RX_FIFO0) { ... }
else
{
filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
}else { ... }
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
return filllevel;
}HAL_CAN_GetRxFifoFillLevel (const CAN_HandleTypeDef *hcan, uint32_t RxFifo) { ... }
/* ... */
/* ... */
/* ... */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
HAL_CAN_StateTypeDef state = hcan->State;
assert_param(IS_CAN_IT(ActiveITs));
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
__HAL_CAN_ENABLE_IT(hcan, ActiveITs);
return HAL_OK;
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
return HAL_ERROR;
}else { ... }
}HAL_CAN_ActivateNotification (CAN_HandleTypeDef *hcan, uint32_t ActiveITs) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_DeactivateNotification(CAN_HandleTypeDef *hcan, uint32_t InactiveITs)
{
HAL_CAN_StateTypeDef state = hcan->State;
assert_param(IS_CAN_IT(InactiveITs));
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
__HAL_CAN_DISABLE_IT(hcan, InactiveITs);
return HAL_OK;
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
return HAL_ERROR;
}else { ... }
}HAL_CAN_DeactivateNotification (CAN_HandleTypeDef *hcan, uint32_t InactiveITs) { ... }
/* ... */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
uint32_t errorcode = HAL_CAN_ERROR_NONE;
uint32_t interrupts = READ_REG(hcan->Instance->IER);
uint32_t msrflags = READ_REG(hcan->Instance->MSR);
uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
uint32_t esrflags = READ_REG(hcan->Instance->ESR);
if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
{
if ((tsrflags & CAN_TSR_RQCP0) != 0U)
{
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
if ((tsrflags & CAN_TSR_TXOK0) != 0U)
{
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->TxMailbox0CompleteCallback(hcan);/* ... */
#else
HAL_CAN_TxMailbox0CompleteCallback(hcan);/* ... */
#endif
}if ((tsrflags & CAN_TSR_TXOK0) != 0U) { ... }
else
{
if ((tsrflags & CAN_TSR_ALST0) != 0U)
{
errorcode |= HAL_CAN_ERROR_TX_ALST0;
}if ((tsrflags & CAN_TSR_ALST0) != 0U) { ... }
else if ((tsrflags & CAN_TSR_TERR0) != 0U)
{
errorcode |= HAL_CAN_ERROR_TX_TERR0;
}else if ((tsrflags & CAN_TSR_TERR0) != 0U) { ... }
else
{
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->TxMailbox0AbortCallback(hcan);/* ... */
#else
HAL_CAN_TxMailbox0AbortCallback(hcan);/* ... */
#endif
}else { ... }
}else { ... }
}if ((tsrflags & CAN_TSR_RQCP0) != 0U) { ... }
if ((tsrflags & CAN_TSR_RQCP1) != 0U)
{
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
if ((tsrflags & CAN_TSR_TXOK1) != 0U)
{
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->TxMailbox1CompleteCallback(hcan);/* ... */
#else
HAL_CAN_TxMailbox1CompleteCallback(hcan);/* ... */
#endif
}if ((tsrflags & CAN_TSR_TXOK1) != 0U) { ... }
else
{
if ((tsrflags & CAN_TSR_ALST1) != 0U)
{
errorcode |= HAL_CAN_ERROR_TX_ALST1;
}if ((tsrflags & CAN_TSR_ALST1) != 0U) { ... }
else if ((tsrflags & CAN_TSR_TERR1) != 0U)
{
errorcode |= HAL_CAN_ERROR_TX_TERR1;
}else if ((tsrflags & CAN_TSR_TERR1) != 0U) { ... }
else
{
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->TxMailbox1AbortCallback(hcan);/* ... */
#else
HAL_CAN_TxMailbox1AbortCallback(hcan);/* ... */
#endif
}else { ... }
}else { ... }
}if ((tsrflags & CAN_TSR_RQCP1) != 0U) { ... }
if ((tsrflags & CAN_TSR_RQCP2) != 0U)
{
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
if ((tsrflags & CAN_TSR_TXOK2) != 0U)
{
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->TxMailbox2CompleteCallback(hcan);/* ... */
#else
HAL_CAN_TxMailbox2CompleteCallback(hcan);/* ... */
#endif
}if ((tsrflags & CAN_TSR_TXOK2) != 0U) { ... }
else
{
if ((tsrflags & CAN_TSR_ALST2) != 0U)
{
errorcode |= HAL_CAN_ERROR_TX_ALST2;
}if ((tsrflags & CAN_TSR_ALST2) != 0U) { ... }
else if ((tsrflags & CAN_TSR_TERR2) != 0U)
{
errorcode |= HAL_CAN_ERROR_TX_TERR2;
}else if ((tsrflags & CAN_TSR_TERR2) != 0U) { ... }
else
{
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->TxMailbox2AbortCallback(hcan);/* ... */
#else
HAL_CAN_TxMailbox2AbortCallback(hcan);/* ... */
#endif
}else { ... }
}else { ... }
}if ((tsrflags & CAN_TSR_RQCP2) != 0U) { ... }
}if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U) { ... }
if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
{
if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
{
errorcode |= HAL_CAN_ERROR_RX_FOV0;
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
}if ((rf0rflags & CAN_RF0R_FOVR0) != 0U) { ... }
}if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U) { ... }
if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
{
if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
{
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->RxFifo0FullCallback(hcan);/* ... */
#else
HAL_CAN_RxFifo0FullCallback(hcan);/* ... */
#endif
}if ((rf0rflags & CAN_RF0R_FULL0) != 0U) { ... }
}if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U) { ... }
if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
{
if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
{
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->RxFifo0MsgPendingCallback(hcan);/* ... */
#else
HAL_CAN_RxFifo0MsgPendingCallback(hcan);/* ... */
#endif
}if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U) { ... }
}if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U) { ... }
if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
{
if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
{
errorcode |= HAL_CAN_ERROR_RX_FOV1;
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
}if ((rf1rflags & CAN_RF1R_FOVR1) != 0U) { ... }
}if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U) { ... }
if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
{
if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
{
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->RxFifo1FullCallback(hcan);/* ... */
#else
HAL_CAN_RxFifo1FullCallback(hcan);/* ... */
#endif
}if ((rf1rflags & CAN_RF1R_FULL1) != 0U) { ... }
}if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U) { ... }
if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
{
if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
{
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->RxFifo1MsgPendingCallback(hcan);/* ... */
#else
HAL_CAN_RxFifo1MsgPendingCallback(hcan);/* ... */
#endif
}if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U) { ... }
}if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U) { ... }
if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
{
if ((msrflags & CAN_MSR_SLAKI) != 0U)
{
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->SleepCallback(hcan);/* ... */
#else
HAL_CAN_SleepCallback(hcan);/* ... */
#endif
}if ((msrflags & CAN_MSR_SLAKI) != 0U) { ... }
}if ((interrupts & CAN_IT_SLEEP_ACK) != 0U) { ... }
if ((interrupts & CAN_IT_WAKEUP) != 0U)
{
if ((msrflags & CAN_MSR_WKUI) != 0U)
{
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->WakeUpFromRxMsgCallback(hcan);/* ... */
#else
HAL_CAN_WakeUpFromRxMsgCallback(hcan);/* ... */
#endif
}if ((msrflags & CAN_MSR_WKUI) != 0U) { ... }
}if ((interrupts & CAN_IT_WAKEUP) != 0U) { ... }
if ((interrupts & CAN_IT_ERROR) != 0U)
{
if ((msrflags & CAN_MSR_ERRI) != 0U)
{
if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
((esrflags & CAN_ESR_EWGF) != 0U))
{
errorcode |= HAL_CAN_ERROR_EWG;
}if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) && ((esrflags & CAN_ESR_EWGF) != 0U)) { ... }
if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
((esrflags & CAN_ESR_EPVF) != 0U))
{
errorcode |= HAL_CAN_ERROR_EPV;
}if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) && ((esrflags & CAN_ESR_EPVF) != 0U)) { ... }
if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
((esrflags & CAN_ESR_BOFF) != 0U))
{
errorcode |= HAL_CAN_ERROR_BOF;
}if (((interrupts & CAN_IT_BUSOFF) != 0U) && ((esrflags & CAN_ESR_BOFF) != 0U)) { ... }
if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
((esrflags & CAN_ESR_LEC) != 0U))
{
switch (esrflags & CAN_ESR_LEC)
{
case (CAN_ESR_LEC_0):
errorcode |= HAL_CAN_ERROR_STF;
break;case (CAN_ESR_LEC_0):
case (CAN_ESR_LEC_1):
errorcode |= HAL_CAN_ERROR_FOR;
break;case (CAN_ESR_LEC_1):
case (CAN_ESR_LEC_1 | CAN_ESR_LEC_0):
errorcode |= HAL_CAN_ERROR_ACK;
break;case (CAN_ESR_LEC_1 | CAN_ESR_LEC_0):
case (CAN_ESR_LEC_2):
errorcode |= HAL_CAN_ERROR_BR;
break;case (CAN_ESR_LEC_2):
case (CAN_ESR_LEC_2 | CAN_ESR_LEC_0):
errorcode |= HAL_CAN_ERROR_BD;
break;case (CAN_ESR_LEC_2 | CAN_ESR_LEC_0):
case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
errorcode |= HAL_CAN_ERROR_CRC;
break;case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
default:
break;default
}switch (esrflags & CAN_ESR_LEC) { ... }
CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
}if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) && ((esrflags & CAN_ESR_LEC) != 0U)) { ... }
}if ((msrflags & CAN_MSR_ERRI) != 0U) { ... }
__HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
}if ((interrupts & CAN_IT_ERROR) != 0U) { ... }
if (errorcode != HAL_CAN_ERROR_NONE)
{
hcan->ErrorCode |= errorcode;
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
hcan->ErrorCallback(hcan);/* ... */
#else
HAL_CAN_ErrorCallback(hcan);/* ... */
#endif
}if (errorcode != HAL_CAN_ERROR_NONE) { ... }
}HAL_CAN_IRQHandler (CAN_HandleTypeDef *hcan) { ... }
/* ... */
/* ... */
/* ... */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_TxMailbox0CompleteCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_TxMailbox1CompleteCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_TxMailbox2CompleteCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_TxMailbox0AbortCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_TxMailbox1AbortCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_TxMailbox2AbortCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_RxFifo0MsgPendingCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_RxFifo0FullCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_RxFifo1MsgPendingCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_RxFifo1FullCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_SleepCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_WakeUpFromRxMsgCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
UNUSED(hcan);
/* ... */
}HAL_CAN_ErrorCallback (CAN_HandleTypeDef *hcan) { ... }
/* ... */
/* ... */
/* ... */
HAL_CAN_StateTypeDef HAL_CAN_GetState(const CAN_HandleTypeDef *hcan)
{
HAL_CAN_StateTypeDef state = hcan->State;
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
{
state = HAL_CAN_STATE_SLEEP_ACTIVE;
}if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U) { ... }
else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
{
state = HAL_CAN_STATE_SLEEP_PENDING;
}else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U) { ... }
else
{
}else { ... }
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
return state;
}HAL_CAN_GetState (const CAN_HandleTypeDef *hcan) { ... }
/* ... */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
return hcan->ErrorCode;
}HAL_CAN_GetError (const CAN_HandleTypeDef *hcan) { ... }
/* ... */
HAL_StatusTypeDef HAL_CAN_ResetError(CAN_HandleTypeDef *hcan)
{
HAL_StatusTypeDef status = HAL_OK;
HAL_CAN_StateTypeDef state = hcan->State;
if ((state == HAL_CAN_STATE_READY) ||
(state == HAL_CAN_STATE_LISTENING))
{
hcan->ErrorCode = 0U;
}if ((state == HAL_CAN_STATE_READY) || (state == HAL_CAN_STATE_LISTENING)) { ... }
else
{
hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
status = HAL_ERROR;
}else { ... }
return status;
}HAL_CAN_ResetError (CAN_HandleTypeDef *hcan) { ... }
/* ... */
/* ... */
/* ... */
#endif
/* ... */
/* ... */
#endif
/* ... */