Outline ![]()
Files ![]()
loading...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
/**
******************************************************************************
* @file stm32f4xx_ll_dma2d.h
* @author MCD Application Team
* @brief Header file of DMA2D LL module.
******************************************************************************
* @attention
*
* Copyright (c) 2016 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef STM32F4xx_LL_DMA2D_H
#define STM32F4xx_LL_DMA2D_H
#ifdef __cplusplus
extern "C" {
#endif
/* Includes ------------------------------------------------------------------*/
#include "stm32f4xx.h"
/** @addtogroup STM32F4xx_LL_Driver
* @{
*/
#if defined (DMA2D)
/** @defgroup DMA2D_LL DMA2D
* @{
*/
/* Private types -------------------------------------------------------------*/
/* Private variables ---------------------------------------------------------*/
/* Private constants ---------------------------------------------------------*/
/* Private macros ------------------------------------------------------------*/
#if defined(USE_FULL_LL_DRIVER)
/** @defgroup DMA2D_LL_Private_Macros DMA2D Private Macros
* @{
*/
/**
* @}
*/
#endif /*USE_FULL_LL_DRIVER*/
/* Exported types ------------------------------------------------------------*/
#if defined(USE_FULL_LL_DRIVER)
/** @defgroup DMA2D_LL_ES_Init_Struct DMA2D Exported Init structures
* @{
*/
/**
* @brief LL DMA2D Init Structure Definition
*/
typedef struct
{
uint32_t Mode; /*!< Specifies the DMA2D transfer mode.
- This parameter can be one value of @ref DMA2D_LL_EC_MODE.
This parameter can be modified afterwards,
using unitary function @ref LL_DMA2D_SetMode(). */
uint32_t ColorMode; /*!< Specifies the color format of the output image.
- This parameter can be one value of @ref DMA2D_LL_EC_OUTPUT_COLOR_MODE.
This parameter can be modified afterwards using,
unitary function @ref LL_DMA2D_SetOutputColorMode(). */
uint32_t OutputBlue; /*!< Specifies the Blue value of the output image.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
This parameter can be modified afterwards,
using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
function @ref LL_DMA2D_ConfigOutputColor(). */
uint32_t OutputGreen; /*!< Specifies the Green value of the output image.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x3F if RGB565 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
This parameter can be modified afterwards
using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
function @ref LL_DMA2D_ConfigOutputColor(). */
uint32_t OutputRed; /*!< Specifies the Red value of the output image.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
This parameter can be modified afterwards
using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
function @ref LL_DMA2D_ConfigOutputColor(). */
uint32_t OutputAlpha; /*!< Specifies the Alpha channel of the output image.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x01 if ARGB1555 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
- This parameter is not considered if RGB888 or RGB565 color mode is selected.
This parameter can be modified afterwards using,
unitary function @ref LL_DMA2D_SetOutputColor() or configuration
function @ref LL_DMA2D_ConfigOutputColor(). */
uint32_t OutputMemoryAddress; /*!< Specifies the memory address.
- This parameter must be a number between:
Min_Data = 0x0000 and Max_Data = 0xFFFFFFFF.
This parameter can be modified afterwards,
using unitary function @ref LL_DMA2D_SetOutputMemAddr(). */
uint32_t LineOffset; /*!< Specifies the output line offset value.
- This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF.
This parameter can be modified afterwards,
using unitary function @ref LL_DMA2D_SetLineOffset(). */
uint32_t NbrOfLines; /*!< Specifies the number of lines of the area to be transferred.
- This parameter must be a number between:
Min_Data = 0x0000 and Max_Data = 0xFFFF.
This parameter can be modified afterwards,
using unitary function @ref LL_DMA2D_SetNbrOfLines(). */
uint32_t NbrOfPixelsPerLines; /*!< Specifies the number of pixels per lines of the area to be transferred.
- This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF.
This parameter can be modified afterwards using,
unitary function @ref LL_DMA2D_SetNbrOfPixelsPerLines(). */
} LL_DMA2D_InitTypeDef;
/**
* @brief LL DMA2D Layer Configuration Structure Definition
*/
typedef struct
{
uint32_t MemoryAddress; /*!< Specifies the foreground or background memory address.
- This parameter must be a number between:
Min_Data = 0x0000 and Max_Data = 0xFFFFFFFF.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetMemAddr() for foreground layer,
- @ref LL_DMA2D_BGND_SetMemAddr() for background layer. */
uint32_t LineOffset; /*!< Specifies the foreground or background line offset value.
- This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0x3FFF.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetLineOffset() for foreground layer,
- @ref LL_DMA2D_BGND_SetLineOffset() for background layer. */
uint32_t ColorMode; /*!< Specifies the foreground or background color mode.
- This parameter can be one value of @ref DMA2D_LL_EC_INPUT_COLOR_MODE.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetColorMode() for foreground layer,
- @ref LL_DMA2D_BGND_SetColorMode() for background layer. */
uint32_t CLUTColorMode; /*!< Specifies the foreground or background CLUT color mode.
- This parameter can be one value of @ref DMA2D_LL_EC_CLUT_COLOR_MODE.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetCLUTColorMode() for foreground layer,
- @ref LL_DMA2D_BGND_SetCLUTColorMode() for background layer. */
uint32_t CLUTSize; /*!< Specifies the foreground or background CLUT size.
- This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetCLUTSize() for foreground layer,
- @ref LL_DMA2D_BGND_SetCLUTSize() for background layer. */
uint32_t AlphaMode; /*!< Specifies the foreground or background alpha mode.
- This parameter can be one value of @ref DMA2D_LL_EC_ALPHA_MODE.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetAlphaMode() for foreground layer,
- @ref LL_DMA2D_BGND_SetAlphaMode() for background layer. */
uint32_t Alpha; /*!< Specifies the foreground or background Alpha value.
- This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetAlpha() for foreground layer,
- @ref LL_DMA2D_BGND_SetAlpha() for background layer. */
uint32_t Blue; /*!< Specifies the foreground or background Blue color value.
- This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetBlueColor() for foreground layer,
- @ref LL_DMA2D_BGND_SetBlueColor() for background layer. */
uint32_t Green; /*!< Specifies the foreground or background Green color value.
- This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetGreenColor() for foreground layer,
- @ref LL_DMA2D_BGND_SetGreenColor() for background layer. */
uint32_t Red; /*!< Specifies the foreground or background Red color value.
- This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetRedColor() for foreground layer,
- @ref LL_DMA2D_BGND_SetRedColor() for background layer. */
uint32_t CLUTMemoryAddress; /*!< Specifies the foreground or background CLUT memory address.
- This parameter must be a number between:
Min_Data = 0x0000 and Max_Data = 0xFFFFFFFF.
This parameter can be modified afterwards using unitary functions
- @ref LL_DMA2D_FGND_SetCLUTMemAddr() for foreground layer,
- @ref LL_DMA2D_BGND_SetCLUTMemAddr() for background layer. */
} LL_DMA2D_LayerCfgTypeDef;
/**
* @brief LL DMA2D Output Color Structure Definition
*/
typedef struct
{
uint32_t ColorMode; /*!< Specifies the color format of the output image.
- This parameter can be one value of @ref DMA2D_LL_EC_OUTPUT_COLOR_MODE.
This parameter can be modified afterwards using
unitary function @ref LL_DMA2D_SetOutputColorMode(). */
uint32_t OutputBlue; /*!< Specifies the Blue value of the output image.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
This parameter can be modified afterwards using,
unitary function @ref LL_DMA2D_SetOutputColor() or configuration
function @ref LL_DMA2D_ConfigOutputColor(). */
uint32_t OutputGreen; /*!< Specifies the Green value of the output image.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
- This parameter must be a number between
Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x3F if RGB565 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
This parameter can be modified afterwards,
using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
function @ref LL_DMA2D_ConfigOutputColor(). */
uint32_t OutputRed; /*!< Specifies the Red value of the output image.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if RGB888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if RGB565 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x1F if ARGB1555 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
This parameter can be modified afterwards,
using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
function @ref LL_DMA2D_ConfigOutputColor(). */
uint32_t OutputAlpha; /*!< Specifies the Alpha channel of the output image.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0xFF if ARGB8888 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x01 if ARGB1555 color mode is selected.
- This parameter must be a number between:
Min_Data = 0x00 and Max_Data = 0x0F if ARGB4444 color mode is selected.
- This parameter is not considered if RGB888 or RGB565 color mode is selected.
This parameter can be modified afterwards,
using unitary function @ref LL_DMA2D_SetOutputColor() or configuration
function @ref LL_DMA2D_ConfigOutputColor(). */
} LL_DMA2D_ColorTypeDef;
/**
* @}
*/
#endif /* USE_FULL_LL_DRIVER */
/* Exported constants --------------------------------------------------------*/
/** @defgroup DMA2D_LL_Exported_Constants DMA2D Exported Constants
* @{
*/
/** @defgroup DMA2D_LL_EC_GET_FLAG Get Flags Defines
* @brief Flags defines which can be used with LL_DMA2D_ReadReg function
* @{
*/
#define LL_DMA2D_FLAG_CEIF DMA2D_ISR_CEIF /*!< Configuration Error Interrupt Flag */
#define LL_DMA2D_FLAG_CTCIF DMA2D_ISR_CTCIF /*!< CLUT Transfer Complete Interrupt Flag */
#define LL_DMA2D_FLAG_CAEIF DMA2D_ISR_CAEIF /*!< CLUT Access Error Interrupt Flag */
#define LL_DMA2D_FLAG_TWIF DMA2D_ISR_TWIF /*!< Transfer Watermark Interrupt Flag */
#define LL_DMA2D_FLAG_TCIF DMA2D_ISR_TCIF /*!< Transfer Complete Interrupt Flag */
#define LL_DMA2D_FLAG_TEIF DMA2D_ISR_TEIF /*!< Transfer Error Interrupt Flag */
/**
* @}
*/
/** @defgroup DMA2D_LL_EC_IT IT Defines
* @brief IT defines which can be used with LL_DMA2D_ReadReg and LL_DMA2D_WriteReg functions
* @{
*/
#define LL_DMA2D_IT_CEIE DMA2D_CR_CEIE /*!< Configuration Error Interrupt */
#define LL_DMA2D_IT_CTCIE DMA2D_CR_CTCIE /*!< CLUT Transfer Complete Interrupt */
#define LL_DMA2D_IT_CAEIE DMA2D_CR_CAEIE /*!< CLUT Access Error Interrupt */
#define LL_DMA2D_IT_TWIE DMA2D_CR_TWIE /*!< Transfer Watermark Interrupt */
#define LL_DMA2D_IT_TCIE DMA2D_CR_TCIE /*!< Transfer Complete Interrupt */
#define LL_DMA2D_IT_TEIE DMA2D_CR_TEIE /*!< Transfer Error Interrupt */
/**
* @}
*/
/** @defgroup DMA2D_LL_EC_MODE Mode
* @{
*/
#define LL_DMA2D_MODE_M2M 0x00000000U /*!< DMA2D memory to memory transfer mode */
#define LL_DMA2D_MODE_M2M_PFC DMA2D_CR_MODE_0 /*!< DMA2D memory to memory with pixel format conversion transfer mode */
#define LL_DMA2D_MODE_M2M_BLEND DMA2D_CR_MODE_1 /*!< DMA2D memory to memory with blending transfer mode */
#define LL_DMA2D_MODE_R2M DMA2D_CR_MODE /*!< DMA2D register to memory transfer mode */
/**
* @}
*/
/** @defgroup DMA2D_LL_EC_OUTPUT_COLOR_MODE Output Color Mode
* @{
*/
#define LL_DMA2D_OUTPUT_MODE_ARGB8888 0x00000000U /*!< ARGB8888 */
#define LL_DMA2D_OUTPUT_MODE_RGB888 DMA2D_OPFCCR_CM_0 /*!< RGB888 */
#define LL_DMA2D_OUTPUT_MODE_RGB565 DMA2D_OPFCCR_CM_1 /*!< RGB565 */
#define LL_DMA2D_OUTPUT_MODE_ARGB1555 (DMA2D_OPFCCR_CM_0|DMA2D_OPFCCR_CM_1) /*!< ARGB1555 */
#define LL_DMA2D_OUTPUT_MODE_ARGB4444 DMA2D_OPFCCR_CM_2 /*!< ARGB4444 */
/**
* @}
*/
/** @defgroup DMA2D_LL_EC_INPUT_COLOR_MODE Input Color Mode
* @{
*/
#define LL_DMA2D_INPUT_MODE_ARGB8888 0x00000000U /*!< ARGB8888 */
#define LL_DMA2D_INPUT_MODE_RGB888 DMA2D_FGPFCCR_CM_0 /*!< RGB888 */
#define LL_DMA2D_INPUT_MODE_RGB565 DMA2D_FGPFCCR_CM_1 /*!< RGB565 */
#define LL_DMA2D_INPUT_MODE_ARGB1555 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_1) /*!< ARGB1555 */
#define LL_DMA2D_INPUT_MODE_ARGB4444 DMA2D_FGPFCCR_CM_2 /*!< ARGB4444 */
#define LL_DMA2D_INPUT_MODE_L8 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_2) /*!< L8 */
#define LL_DMA2D_INPUT_MODE_AL44 (DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_2) /*!< AL44 */
#define LL_DMA2D_INPUT_MODE_AL88 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_2) /*!< AL88 */
#define LL_DMA2D_INPUT_MODE_L4 DMA2D_FGPFCCR_CM_3 /*!< L4 */
#define LL_DMA2D_INPUT_MODE_A8 (DMA2D_FGPFCCR_CM_0|DMA2D_FGPFCCR_CM_3) /*!< A8 */
#define LL_DMA2D_INPUT_MODE_A4 (DMA2D_FGPFCCR_CM_1|DMA2D_FGPFCCR_CM_3) /*!< A4 */
/**
* @}
*/
/** @defgroup DMA2D_LL_EC_ALPHA_MODE Alpha Mode
* @{
*/
#define LL_DMA2D_ALPHA_MODE_NO_MODIF 0x00000000U /*!< No modification of the alpha channel value */
#define LL_DMA2D_ALPHA_MODE_REPLACE DMA2D_FGPFCCR_AM_0 /*!< Replace original alpha channel value by
programmed alpha value */
#define LL_DMA2D_ALPHA_MODE_COMBINE DMA2D_FGPFCCR_AM_1 /*!< Replace original alpha channel value by
programmed alpha value with,
original alpha channel value */
/**
* @}
*/
/** @defgroup DMA2D_LL_EC_CLUT_COLOR_MODE CLUT Color Mode
* @{
*/
#define LL_DMA2D_CLUT_COLOR_MODE_ARGB8888 0x00000000U /*!< ARGB8888 */
#define LL_DMA2D_CLUT_COLOR_MODE_RGB888 DMA2D_FGPFCCR_CCM /*!< RGB888 */
/**
* @}
*/
/**
* @}
*/
/* Exported macro ------------------------------------------------------------*/
/** @defgroup DMA2D_LL_Exported_Macros DMA2D Exported Macros
* @{
*/
/** @defgroup DMA2D_LL_EM_WRITE_READ Common Write and read registers Macros
* @{
*/
/**
* @brief Write a value in DMA2D register.
* @param __INSTANCE__ DMA2D Instance
* @param __REG__ Register to be written
* @param __VALUE__ Value to be written in the register
* @retval None
*/
#define LL_DMA2D_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
/**
* @brief Read a value in DMA2D register.
* @param __INSTANCE__ DMA2D Instance
* @param __REG__ Register to be read
* @retval Register value
*/
#define LL_DMA2D_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
/**
* @}
*/
/**
* @}
*/
/* Exported functions --------------------------------------------------------*/
/** @defgroup DMA2D_LL_Exported_Functions DMA2D Exported Functions
* @{
*/
/** @defgroup DMA2D_LL_EF_Configuration Configuration Functions
* @{
*/
/**
* @brief Start a DMA2D transfer.
* @rmtoll CR START LL_DMA2D_Start
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_Start(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->CR, DMA2D_CR_START);
}
/**
* @brief Indicate if a DMA2D transfer is ongoing.
* @rmtoll CR START LL_DMA2D_IsTransferOngoing
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsTransferOngoing(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_START) == (DMA2D_CR_START)) ? 1UL : 0UL);
}
/**
* @brief Suspend DMA2D transfer.
* @note This API can be used to suspend automatic foreground or background CLUT loading.
* @rmtoll CR SUSP LL_DMA2D_Suspend
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_Suspend(DMA2D_TypeDef *DMA2Dx)
{
MODIFY_REG(DMA2Dx->CR, DMA2D_CR_SUSP | DMA2D_CR_START, DMA2D_CR_SUSP);
}
/**
* @brief Resume DMA2D transfer.
* @note This API can be used to resume automatic foreground or background CLUT loading.
* @rmtoll CR SUSP LL_DMA2D_Resume
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_Resume(DMA2D_TypeDef *DMA2Dx)
{
CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_SUSP | DMA2D_CR_START);
}
/**
* @brief Indicate if DMA2D transfer is suspended.
* @note This API can be used to indicate whether or not automatic foreground or
* background CLUT loading is suspended.
* @rmtoll CR SUSP LL_DMA2D_IsSuspended
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsSuspended(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_SUSP) == (DMA2D_CR_SUSP)) ? 1UL : 0UL);
}
/**
* @brief Abort DMA2D transfer.
* @note This API can be used to abort automatic foreground or background CLUT loading.
* @rmtoll CR ABORT LL_DMA2D_Abort
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_Abort(DMA2D_TypeDef *DMA2Dx)
{
MODIFY_REG(DMA2Dx->CR, DMA2D_CR_ABORT | DMA2D_CR_START, DMA2D_CR_ABORT);
}
/**
* @brief Indicate if DMA2D transfer is aborted.
* @note This API can be used to indicate whether or not automatic foreground or
* background CLUT loading is aborted.
* @rmtoll CR ABORT LL_DMA2D_IsAborted
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsAborted(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_ABORT) == (DMA2D_CR_ABORT)) ? 1UL : 0UL);
}
/**
* @brief Set DMA2D mode.
* @rmtoll CR MODE LL_DMA2D_SetMode
* @param DMA2Dx DMA2D Instance
* @param Mode This parameter can be one of the following values:
* @arg @ref LL_DMA2D_MODE_M2M
* @arg @ref LL_DMA2D_MODE_M2M_PFC
* @arg @ref LL_DMA2D_MODE_M2M_BLEND
* @arg @ref LL_DMA2D_MODE_R2M
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_SetMode(DMA2D_TypeDef *DMA2Dx, uint32_t Mode)
{
MODIFY_REG(DMA2Dx->CR, DMA2D_CR_MODE, Mode);
}
/**
* @brief Return DMA2D mode
* @rmtoll CR MODE LL_DMA2D_GetMode
* @param DMA2Dx DMA2D Instance
* @retval Returned value can be one of the following values:
* @arg @ref LL_DMA2D_MODE_M2M
* @arg @ref LL_DMA2D_MODE_M2M_PFC
* @arg @ref LL_DMA2D_MODE_M2M_BLEND
* @arg @ref LL_DMA2D_MODE_R2M
*/
__STATIC_INLINE uint32_t LL_DMA2D_GetMode(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->CR, DMA2D_CR_MODE));
}
/**
* @brief Set DMA2D output color mode.
* @rmtoll OPFCCR CM LL_DMA2D_SetOutputColorMode
* @param DMA2Dx DMA2D Instance
* @param ColorMode This parameter can be one of the following values:
* @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB8888
* @arg @ref LL_DMA2D_OUTPUT_MODE_RGB888
* @arg @ref LL_DMA2D_OUTPUT_MODE_RGB565
* @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB1555
* @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB4444
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_SetOutputColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)
{
MODIFY_REG(DMA2Dx->OPFCCR, DMA2D_OPFCCR_CM, ColorMode);
}
/**
* @brief Return DMA2D output color mode.
* @rmtoll OPFCCR CM LL_DMA2D_GetOutputColorMode
* @param DMA2Dx DMA2D Instance
* @retval Returned value can be one of the following values:
* @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB8888
* @arg @ref LL_DMA2D_OUTPUT_MODE_RGB888
* @arg @ref LL_DMA2D_OUTPUT_MODE_RGB565
* @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB1555
* @arg @ref LL_DMA2D_OUTPUT_MODE_ARGB4444
*/
__STATIC_INLINE uint32_t LL_DMA2D_GetOutputColorMode(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->OPFCCR, DMA2D_OPFCCR_CM));
}
/**
* @brief Set DMA2D line offset, expressed on 14 bits ([13:0] bits).
* @rmtoll OOR LO LL_DMA2D_SetLineOffset
* @param DMA2Dx DMA2D Instance
* @param LineOffset Value between Min_Data=0 and Max_Data=0x3FFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_SetLineOffset(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset)
{
MODIFY_REG(DMA2Dx->OOR, DMA2D_OOR_LO, LineOffset);
}
/**
* @brief Return DMA2D line offset, expressed on 14 bits ([13:0] bits).
* @rmtoll OOR LO LL_DMA2D_GetLineOffset
* @param DMA2Dx DMA2D Instance
* @retval Line offset value between Min_Data=0 and Max_Data=0x3FFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_GetLineOffset(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->OOR, DMA2D_OOR_LO));
}
/**
* @brief Set DMA2D number of pixels per lines, expressed on 14 bits ([13:0] bits).
* @rmtoll NLR PL LL_DMA2D_SetNbrOfPixelsPerLines
* @param DMA2Dx DMA2D Instance
* @param NbrOfPixelsPerLines Value between Min_Data=0 and Max_Data=0x3FFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_SetNbrOfPixelsPerLines(DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfPixelsPerLines)
{
MODIFY_REG(DMA2Dx->NLR, DMA2D_NLR_PL, (NbrOfPixelsPerLines << DMA2D_NLR_PL_Pos));
}
/**
* @brief Return DMA2D number of pixels per lines, expressed on 14 bits ([13:0] bits)
* @rmtoll NLR PL LL_DMA2D_GetNbrOfPixelsPerLines
* @param DMA2Dx DMA2D Instance
* @retval Number of pixels per lines value between Min_Data=0 and Max_Data=0x3FFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_GetNbrOfPixelsPerLines(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->NLR, DMA2D_NLR_PL) >> DMA2D_NLR_PL_Pos);
}
/**
* @brief Set DMA2D number of lines, expressed on 16 bits ([15:0] bits).
* @rmtoll NLR NL LL_DMA2D_SetNbrOfLines
* @param DMA2Dx DMA2D Instance
* @param NbrOfLines Value between Min_Data=0 and Max_Data=0xFFFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_SetNbrOfLines(DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfLines)
{
MODIFY_REG(DMA2Dx->NLR, DMA2D_NLR_NL, NbrOfLines);
}
/**
* @brief Return DMA2D number of lines, expressed on 16 bits ([15:0] bits).
* @rmtoll NLR NL LL_DMA2D_GetNbrOfLines
* @param DMA2Dx DMA2D Instance
* @retval Number of lines value between Min_Data=0 and Max_Data=0xFFFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_GetNbrOfLines(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->NLR, DMA2D_NLR_NL));
}
/**
* @brief Set DMA2D output memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll OMAR MA LL_DMA2D_SetOutputMemAddr
* @param DMA2Dx DMA2D Instance
* @param OutputMemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_SetOutputMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t OutputMemoryAddress)
{
LL_DMA2D_WriteReg(DMA2Dx, OMAR, OutputMemoryAddress);
}
/**
* @brief Get DMA2D output memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll OMAR MA LL_DMA2D_GetOutputMemAddr
* @param DMA2Dx DMA2D Instance
* @retval Output memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_GetOutputMemAddr(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, OMAR));
}
/**
* @brief Set DMA2D output color, expressed on 32 bits ([31:0] bits).
* @note Output color format depends on output color mode, ARGB8888, RGB888,
* RGB565, ARGB1555 or ARGB4444.
* @note LL_DMA2D_ConfigOutputColor() API may be used instead if colors values formatting
* with respect to color mode is not done by the user code.
* @rmtoll OCOLR BLUE LL_DMA2D_SetOutputColor\n
* OCOLR GREEN LL_DMA2D_SetOutputColor\n
* OCOLR RED LL_DMA2D_SetOutputColor\n
* OCOLR ALPHA LL_DMA2D_SetOutputColor
* @param DMA2Dx DMA2D Instance
* @param OutputColor Value between Min_Data=0 and Max_Data=0xFFFFFFFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_SetOutputColor(DMA2D_TypeDef *DMA2Dx, uint32_t OutputColor)
{
MODIFY_REG(DMA2Dx->OCOLR, (DMA2D_OCOLR_BLUE_1 | DMA2D_OCOLR_GREEN_1 | DMA2D_OCOLR_RED_1 | DMA2D_OCOLR_ALPHA_1), \
OutputColor);
}
/**
* @brief Get DMA2D output color, expressed on 32 bits ([31:0] bits).
* @note Alpha channel and red, green, blue color values must be retrieved from the returned
* value based on the output color mode (ARGB8888, RGB888, RGB565, ARGB1555 or ARGB4444)
* as set by @ref LL_DMA2D_SetOutputColorMode.
* @rmtoll OCOLR BLUE LL_DMA2D_GetOutputColor\n
* OCOLR GREEN LL_DMA2D_GetOutputColor\n
* OCOLR RED LL_DMA2D_GetOutputColor\n
* OCOLR ALPHA LL_DMA2D_GetOutputColor
* @param DMA2Dx DMA2D Instance
* @retval Output color value between Min_Data=0 and Max_Data=0xFFFFFFFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_GetOutputColor(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->OCOLR, \
(DMA2D_OCOLR_BLUE_1 | DMA2D_OCOLR_GREEN_1 | DMA2D_OCOLR_RED_1 | DMA2D_OCOLR_ALPHA_1)));
}
/**
* @brief Set DMA2D line watermark, expressed on 16 bits ([15:0] bits).
* @rmtoll LWR LW LL_DMA2D_SetLineWatermark
* @param DMA2Dx DMA2D Instance
* @param LineWatermark Value between Min_Data=0 and Max_Data=0xFFFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_SetLineWatermark(DMA2D_TypeDef *DMA2Dx, uint32_t LineWatermark)
{
MODIFY_REG(DMA2Dx->LWR, DMA2D_LWR_LW, LineWatermark);
}
/**
* @brief Return DMA2D line watermark, expressed on 16 bits ([15:0] bits).
* @rmtoll LWR LW LL_DMA2D_GetLineWatermark
* @param DMA2Dx DMA2D Instance
* @retval Line watermark value between Min_Data=0 and Max_Data=0xFFFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_GetLineWatermark(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->LWR, DMA2D_LWR_LW));
}
/**
* @brief Set DMA2D dead time, expressed on 8 bits ([7:0] bits).
* @rmtoll AMTCR DT LL_DMA2D_SetDeadTime
* @param DMA2Dx DMA2D Instance
* @param DeadTime Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_SetDeadTime(DMA2D_TypeDef *DMA2Dx, uint32_t DeadTime)
{
MODIFY_REG(DMA2Dx->AMTCR, DMA2D_AMTCR_DT, (DeadTime << DMA2D_AMTCR_DT_Pos));
}
/**
* @brief Return DMA2D dead time, expressed on 8 bits ([7:0] bits).
* @rmtoll AMTCR DT LL_DMA2D_GetDeadTime
* @param DMA2Dx DMA2D Instance
* @retval Dead time value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_GetDeadTime(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_DT) >> DMA2D_AMTCR_DT_Pos);
}
/**
* @brief Enable DMA2D dead time functionality.
* @rmtoll AMTCR EN LL_DMA2D_EnableDeadTime
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_EnableDeadTime(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN);
}
/**
* @brief Disable DMA2D dead time functionality.
* @rmtoll AMTCR EN LL_DMA2D_DisableDeadTime
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_DisableDeadTime(DMA2D_TypeDef *DMA2Dx)
{
CLEAR_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN);
}
/**
* @brief Indicate if DMA2D dead time functionality is enabled.
* @rmtoll AMTCR EN LL_DMA2D_IsEnabledDeadTime
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledDeadTime(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->AMTCR, DMA2D_AMTCR_EN) == (DMA2D_AMTCR_EN)) ? 1UL : 0UL);
}
/** @defgroup DMA2D_LL_EF_FGND_Configuration Foreground Configuration Functions
* @{
*/
/**
* @brief Set DMA2D foreground memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll FGMAR MA LL_DMA2D_FGND_SetMemAddr
* @param DMA2Dx DMA2D Instance
* @param MemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t MemoryAddress)
{
LL_DMA2D_WriteReg(DMA2Dx, FGMAR, MemoryAddress);
}
/**
* @brief Get DMA2D foreground memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll FGMAR MA LL_DMA2D_FGND_GetMemAddr
* @param DMA2Dx DMA2D Instance
* @retval Foreground memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetMemAddr(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, FGMAR));
}
/**
* @brief Enable DMA2D foreground CLUT loading.
* @rmtoll FGPFCCR START LL_DMA2D_FGND_EnableCLUTLoad
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_EnableCLUTLoad(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_START);
}
/**
* @brief Indicate if DMA2D foreground CLUT loading is enabled.
* @rmtoll FGPFCCR START LL_DMA2D_FGND_IsEnabledCLUTLoad
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_IsEnabledCLUTLoad(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_START) == (DMA2D_FGPFCCR_START)) ? 1UL : 0UL);
}
/**
* @brief Set DMA2D foreground color mode.
* @rmtoll FGPFCCR CM LL_DMA2D_FGND_SetColorMode
* @param DMA2Dx DMA2D Instance
* @param ColorMode This parameter can be one of the following values:
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888
* @arg @ref LL_DMA2D_INPUT_MODE_RGB888
* @arg @ref LL_DMA2D_INPUT_MODE_RGB565
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444
* @arg @ref LL_DMA2D_INPUT_MODE_L8
* @arg @ref LL_DMA2D_INPUT_MODE_AL44
* @arg @ref LL_DMA2D_INPUT_MODE_AL88
* @arg @ref LL_DMA2D_INPUT_MODE_L4
* @arg @ref LL_DMA2D_INPUT_MODE_A8
* @arg @ref LL_DMA2D_INPUT_MODE_A4
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)
{
MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CM, ColorMode);
}
/**
* @brief Return DMA2D foreground color mode.
* @rmtoll FGPFCCR CM LL_DMA2D_FGND_GetColorMode
* @param DMA2Dx DMA2D Instance
* @retval Returned value can be one of the following values:
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888
* @arg @ref LL_DMA2D_INPUT_MODE_RGB888
* @arg @ref LL_DMA2D_INPUT_MODE_RGB565
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444
* @arg @ref LL_DMA2D_INPUT_MODE_L8
* @arg @ref LL_DMA2D_INPUT_MODE_AL44
* @arg @ref LL_DMA2D_INPUT_MODE_AL88
* @arg @ref LL_DMA2D_INPUT_MODE_L4
* @arg @ref LL_DMA2D_INPUT_MODE_A8
* @arg @ref LL_DMA2D_INPUT_MODE_A4
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetColorMode(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CM));
}
/**
* @brief Set DMA2D foreground alpha mode.
* @rmtoll FGPFCCR AM LL_DMA2D_FGND_SetAlphaMode
* @param DMA2Dx DMA2D Instance
* @param AphaMode This parameter can be one of the following values:
* @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF
* @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE
* @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetAlphaMode(DMA2D_TypeDef *DMA2Dx, uint32_t AphaMode)
{
MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AM, AphaMode);
}
/**
* @brief Return DMA2D foreground alpha mode.
* @rmtoll FGPFCCR AM LL_DMA2D_FGND_GetAlphaMode
* @param DMA2Dx DMA2D Instance
* @retval Returned value can be one of the following values:
* @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF
* @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE
* @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlphaMode(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_AM));
}
/**
* @brief Set DMA2D foreground alpha value, expressed on 8 bits ([7:0] bits).
* @rmtoll FGPFCCR ALPHA LL_DMA2D_FGND_SetAlpha
* @param DMA2Dx DMA2D Instance
* @param Alpha Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetAlpha(DMA2D_TypeDef *DMA2Dx, uint32_t Alpha)
{
MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_ALPHA, (Alpha << DMA2D_FGPFCCR_ALPHA_Pos));
}
/**
* @brief Return DMA2D foreground alpha value, expressed on 8 bits ([7:0] bits).
* @rmtoll FGPFCCR ALPHA LL_DMA2D_FGND_GetAlpha
* @param DMA2Dx DMA2D Instance
* @retval Alpha value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetAlpha(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_ALPHA) >> DMA2D_FGPFCCR_ALPHA_Pos);
}
/**
* @brief Set DMA2D foreground line offset, expressed on 14 bits ([13:0] bits).
* @rmtoll FGOR LO LL_DMA2D_FGND_SetLineOffset
* @param DMA2Dx DMA2D Instance
* @param LineOffset Value between Min_Data=0 and Max_Data=0x3FF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetLineOffset(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset)
{
MODIFY_REG(DMA2Dx->FGOR, DMA2D_FGOR_LO, LineOffset);
}
/**
* @brief Return DMA2D foreground line offset, expressed on 14 bits ([13:0] bits).
* @rmtoll FGOR LO LL_DMA2D_FGND_GetLineOffset
* @param DMA2Dx DMA2D Instance
* @retval Foreground line offset value between Min_Data=0 and Max_Data=0x3FF
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetLineOffset(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->FGOR, DMA2D_FGOR_LO));
}
/**
* @brief Set DMA2D foreground color values, expressed on 24 bits ([23:0] bits).
* @rmtoll FGCOLR RED LL_DMA2D_FGND_SetColor
* @rmtoll FGCOLR GREEN LL_DMA2D_FGND_SetColor
* @rmtoll FGCOLR BLUE LL_DMA2D_FGND_SetColor
* @param DMA2Dx DMA2D Instance
* @param Red Value between Min_Data=0 and Max_Data=0xFF
* @param Green Value between Min_Data=0 and Max_Data=0xFF
* @param Blue Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue)
{
MODIFY_REG(DMA2Dx->FGCOLR, (DMA2D_FGCOLR_RED | DMA2D_FGCOLR_GREEN | DMA2D_FGCOLR_BLUE), \
((Red << DMA2D_FGCOLR_RED_Pos) | (Green << DMA2D_FGCOLR_GREEN_Pos) | Blue));
}
/**
* @brief Set DMA2D foreground red color value, expressed on 8 bits ([7:0] bits).
* @rmtoll FGCOLR RED LL_DMA2D_FGND_SetRedColor
* @param DMA2Dx DMA2D Instance
* @param Red Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetRedColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red)
{
MODIFY_REG(DMA2Dx->FGCOLR, DMA2D_FGCOLR_RED, (Red << DMA2D_FGCOLR_RED_Pos));
}
/**
* @brief Return DMA2D foreground red color value, expressed on 8 bits ([7:0] bits).
* @rmtoll FGCOLR RED LL_DMA2D_FGND_GetRedColor
* @param DMA2Dx DMA2D Instance
* @retval Red color value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetRedColor(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->FGCOLR, DMA2D_FGCOLR_RED) >> DMA2D_FGCOLR_RED_Pos);
}
/**
* @brief Set DMA2D foreground green color value, expressed on 8 bits ([7:0] bits).
* @rmtoll FGCOLR GREEN LL_DMA2D_FGND_SetGreenColor
* @param DMA2Dx DMA2D Instance
* @param Green Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetGreenColor(DMA2D_TypeDef *DMA2Dx, uint32_t Green)
{
MODIFY_REG(DMA2Dx->FGCOLR, DMA2D_FGCOLR_GREEN, (Green << DMA2D_FGCOLR_GREEN_Pos));
}
/**
* @brief Return DMA2D foreground green color value, expressed on 8 bits ([7:0] bits).
* @rmtoll FGCOLR GREEN LL_DMA2D_FGND_GetGreenColor
* @param DMA2Dx DMA2D Instance
* @retval Green color value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetGreenColor(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->FGCOLR, DMA2D_FGCOLR_GREEN) >> DMA2D_FGCOLR_GREEN_Pos);
}
/**
* @brief Set DMA2D foreground blue color value, expressed on 8 bits ([7:0] bits).
* @rmtoll FGCOLR BLUE LL_DMA2D_FGND_SetBlueColor
* @param DMA2Dx DMA2D Instance
* @param Blue Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetBlueColor(DMA2D_TypeDef *DMA2Dx, uint32_t Blue)
{
MODIFY_REG(DMA2Dx->FGCOLR, DMA2D_FGCOLR_BLUE, Blue);
}
/**
* @brief Return DMA2D foreground blue color value, expressed on 8 bits ([7:0] bits).
* @rmtoll FGCOLR BLUE LL_DMA2D_FGND_GetBlueColor
* @param DMA2Dx DMA2D Instance
* @retval Blue color value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetBlueColor(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->FGCOLR, DMA2D_FGCOLR_BLUE));
}
/**
* @brief Set DMA2D foreground CLUT memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll FGCMAR MA LL_DMA2D_FGND_SetCLUTMemAddr
* @param DMA2Dx DMA2D Instance
* @param CLUTMemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTMemoryAddress)
{
LL_DMA2D_WriteReg(DMA2Dx, FGCMAR, CLUTMemoryAddress);
}
/**
* @brief Get DMA2D foreground CLUT memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll FGCMAR MA LL_DMA2D_FGND_GetCLUTMemAddr
* @param DMA2Dx DMA2D Instance
* @retval Foreground CLUT memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, FGCMAR));
}
/**
* @brief Set DMA2D foreground CLUT size, expressed on 8 bits ([7:0] bits).
* @rmtoll FGPFCCR CS LL_DMA2D_FGND_SetCLUTSize
* @param DMA2Dx DMA2D Instance
* @param CLUTSize Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetCLUTSize(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTSize)
{
MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CS, (CLUTSize << DMA2D_FGPFCCR_CS_Pos));
}
/**
* @brief Get DMA2D foreground CLUT size, expressed on 8 bits ([7:0] bits).
* @rmtoll FGPFCCR CS LL_DMA2D_FGND_GetCLUTSize
* @param DMA2Dx DMA2D Instance
* @retval Foreground CLUT size value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTSize(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CS) >> DMA2D_FGPFCCR_CS_Pos);
}
/**
* @brief Set DMA2D foreground CLUT color mode.
* @rmtoll FGPFCCR CCM LL_DMA2D_FGND_SetCLUTColorMode
* @param DMA2Dx DMA2D Instance
* @param CLUTColorMode This parameter can be one of the following values:
* @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888
* @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_FGND_SetCLUTColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTColorMode)
{
MODIFY_REG(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CCM, CLUTColorMode);
}
/**
* @brief Return DMA2D foreground CLUT color mode.
* @rmtoll FGPFCCR CCM LL_DMA2D_FGND_GetCLUTColorMode
* @param DMA2Dx DMA2D Instance
* @retval Returned value can be one of the following values:
* @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888
* @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888
*/
__STATIC_INLINE uint32_t LL_DMA2D_FGND_GetCLUTColorMode(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->FGPFCCR, DMA2D_FGPFCCR_CCM));
}
/**
* @}
*/
/** @defgroup DMA2D_LL_EF_BGND_Configuration Background Configuration Functions
* @{
*/
/**
* @brief Set DMA2D background memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll BGMAR MA LL_DMA2D_BGND_SetMemAddr
* @param DMA2Dx DMA2D Instance
* @param MemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t MemoryAddress)
{
LL_DMA2D_WriteReg(DMA2Dx, BGMAR, MemoryAddress);
}
/**
* @brief Get DMA2D background memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll BGMAR MA LL_DMA2D_BGND_GetMemAddr
* @param DMA2Dx DMA2D Instance
* @retval Background memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetMemAddr(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, BGMAR));
}
/**
* @brief Enable DMA2D background CLUT loading.
* @rmtoll BGPFCCR START LL_DMA2D_BGND_EnableCLUTLoad
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_EnableCLUTLoad(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_START);
}
/**
* @brief Indicate if DMA2D background CLUT loading is enabled.
* @rmtoll BGPFCCR START LL_DMA2D_BGND_IsEnabledCLUTLoad
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_IsEnabledCLUTLoad(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_START) == (DMA2D_BGPFCCR_START)) ? 1UL : 0UL);
}
/**
* @brief Set DMA2D background color mode.
* @rmtoll BGPFCCR CM LL_DMA2D_BGND_SetColorMode
* @param DMA2Dx DMA2D Instance
* @param ColorMode This parameter can be one of the following values:
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888
* @arg @ref LL_DMA2D_INPUT_MODE_RGB888
* @arg @ref LL_DMA2D_INPUT_MODE_RGB565
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444
* @arg @ref LL_DMA2D_INPUT_MODE_L8
* @arg @ref LL_DMA2D_INPUT_MODE_AL44
* @arg @ref LL_DMA2D_INPUT_MODE_AL88
* @arg @ref LL_DMA2D_INPUT_MODE_L4
* @arg @ref LL_DMA2D_INPUT_MODE_A8
* @arg @ref LL_DMA2D_INPUT_MODE_A4
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode)
{
MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CM, ColorMode);
}
/**
* @brief Return DMA2D background color mode.
* @rmtoll BGPFCCR CM LL_DMA2D_BGND_GetColorMode
* @param DMA2Dx DMA2D Instance
* @retval Returned value can be one of the following values:
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB8888
* @arg @ref LL_DMA2D_INPUT_MODE_RGB888
* @arg @ref LL_DMA2D_INPUT_MODE_RGB565
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB1555
* @arg @ref LL_DMA2D_INPUT_MODE_ARGB4444
* @arg @ref LL_DMA2D_INPUT_MODE_L8
* @arg @ref LL_DMA2D_INPUT_MODE_AL44
* @arg @ref LL_DMA2D_INPUT_MODE_AL88
* @arg @ref LL_DMA2D_INPUT_MODE_L4
* @arg @ref LL_DMA2D_INPUT_MODE_A8
* @arg @ref LL_DMA2D_INPUT_MODE_A4
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetColorMode(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CM));
}
/**
* @brief Set DMA2D background alpha mode.
* @rmtoll BGPFCCR AM LL_DMA2D_BGND_SetAlphaMode
* @param DMA2Dx DMA2D Instance
* @param AphaMode This parameter can be one of the following values:
* @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF
* @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE
* @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetAlphaMode(DMA2D_TypeDef *DMA2Dx, uint32_t AphaMode)
{
MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AM, AphaMode);
}
/**
* @brief Return DMA2D background alpha mode.
* @rmtoll BGPFCCR AM LL_DMA2D_BGND_GetAlphaMode
* @param DMA2Dx DMA2D Instance
* @retval Returned value can be one of the following values:
* @arg @ref LL_DMA2D_ALPHA_MODE_NO_MODIF
* @arg @ref LL_DMA2D_ALPHA_MODE_REPLACE
* @arg @ref LL_DMA2D_ALPHA_MODE_COMBINE
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetAlphaMode(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_AM));
}
/**
* @brief Set DMA2D background alpha value, expressed on 8 bits ([7:0] bits).
* @rmtoll BGPFCCR ALPHA LL_DMA2D_BGND_SetAlpha
* @param DMA2Dx DMA2D Instance
* @param Alpha Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetAlpha(DMA2D_TypeDef *DMA2Dx, uint32_t Alpha)
{
MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_ALPHA, (Alpha << DMA2D_BGPFCCR_ALPHA_Pos));
}
/**
* @brief Return DMA2D background alpha value, expressed on 8 bits ([7:0] bits).
* @rmtoll BGPFCCR ALPHA LL_DMA2D_BGND_GetAlpha
* @param DMA2Dx DMA2D Instance
* @retval Alpha value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetAlpha(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_ALPHA) >> DMA2D_BGPFCCR_ALPHA_Pos);
}
/**
* @brief Set DMA2D background line offset, expressed on 14 bits ([13:0] bits).
* @rmtoll BGOR LO LL_DMA2D_BGND_SetLineOffset
* @param DMA2Dx DMA2D Instance
* @param LineOffset Value between Min_Data=0 and Max_Data=0x3FF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetLineOffset(DMA2D_TypeDef *DMA2Dx, uint32_t LineOffset)
{
MODIFY_REG(DMA2Dx->BGOR, DMA2D_BGOR_LO, LineOffset);
}
/**
* @brief Return DMA2D background line offset, expressed on 14 bits ([13:0] bits).
* @rmtoll BGOR LO LL_DMA2D_BGND_GetLineOffset
* @param DMA2Dx DMA2D Instance
* @retval Background line offset value between Min_Data=0 and Max_Data=0x3FF
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetLineOffset(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->BGOR, DMA2D_BGOR_LO));
}
/**
* @brief Set DMA2D background color values, expressed on 24 bits ([23:0] bits).
* @rmtoll BGCOLR RED LL_DMA2D_BGND_SetColor
* @rmtoll BGCOLR GREEN LL_DMA2D_BGND_SetColor
* @rmtoll BGCOLR BLUE LL_DMA2D_BGND_SetColor
* @param DMA2Dx DMA2D Instance
* @param Red Value between Min_Data=0 and Max_Data=0xFF
* @param Green Value between Min_Data=0 and Max_Data=0xFF
* @param Blue Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red, uint32_t Green, uint32_t Blue)
{
MODIFY_REG(DMA2Dx->BGCOLR, (DMA2D_BGCOLR_RED | DMA2D_BGCOLR_GREEN | DMA2D_BGCOLR_BLUE), \
((Red << DMA2D_BGCOLR_RED_Pos) | (Green << DMA2D_BGCOLR_GREEN_Pos) | Blue));
}
/**
* @brief Set DMA2D background red color value, expressed on 8 bits ([7:0] bits).
* @rmtoll BGCOLR RED LL_DMA2D_BGND_SetRedColor
* @param DMA2Dx DMA2D Instance
* @param Red Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetRedColor(DMA2D_TypeDef *DMA2Dx, uint32_t Red)
{
MODIFY_REG(DMA2Dx->BGCOLR, DMA2D_BGCOLR_RED, (Red << DMA2D_BGCOLR_RED_Pos));
}
/**
* @brief Return DMA2D background red color value, expressed on 8 bits ([7:0] bits).
* @rmtoll BGCOLR RED LL_DMA2D_BGND_GetRedColor
* @param DMA2Dx DMA2D Instance
* @retval Red color value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetRedColor(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->BGCOLR, DMA2D_BGCOLR_RED) >> DMA2D_BGCOLR_RED_Pos);
}
/**
* @brief Set DMA2D background green color value, expressed on 8 bits ([7:0] bits).
* @rmtoll BGCOLR GREEN LL_DMA2D_BGND_SetGreenColor
* @param DMA2Dx DMA2D Instance
* @param Green Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetGreenColor(DMA2D_TypeDef *DMA2Dx, uint32_t Green)
{
MODIFY_REG(DMA2Dx->BGCOLR, DMA2D_BGCOLR_GREEN, (Green << DMA2D_BGCOLR_GREEN_Pos));
}
/**
* @brief Return DMA2D background green color value, expressed on 8 bits ([7:0] bits).
* @rmtoll BGCOLR GREEN LL_DMA2D_BGND_GetGreenColor
* @param DMA2Dx DMA2D Instance
* @retval Green color value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetGreenColor(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->BGCOLR, DMA2D_BGCOLR_GREEN) >> DMA2D_BGCOLR_GREEN_Pos);
}
/**
* @brief Set DMA2D background blue color value, expressed on 8 bits ([7:0] bits).
* @rmtoll BGCOLR BLUE LL_DMA2D_BGND_SetBlueColor
* @param DMA2Dx DMA2D Instance
* @param Blue Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetBlueColor(DMA2D_TypeDef *DMA2Dx, uint32_t Blue)
{
MODIFY_REG(DMA2Dx->BGCOLR, DMA2D_BGCOLR_BLUE, Blue);
}
/**
* @brief Return DMA2D background blue color value, expressed on 8 bits ([7:0] bits).
* @rmtoll BGCOLR BLUE LL_DMA2D_BGND_GetBlueColor
* @param DMA2Dx DMA2D Instance
* @retval Blue color value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetBlueColor(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->BGCOLR, DMA2D_BGCOLR_BLUE));
}
/**
* @brief Set DMA2D background CLUT memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll BGCMAR MA LL_DMA2D_BGND_SetCLUTMemAddr
* @param DMA2Dx DMA2D Instance
* @param CLUTMemoryAddress Value between Min_Data=0 and Max_Data=0xFFFFFFFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTMemoryAddress)
{
LL_DMA2D_WriteReg(DMA2Dx, BGCMAR, CLUTMemoryAddress);
}
/**
* @brief Get DMA2D background CLUT memory address, expressed on 32 bits ([31:0] bits).
* @rmtoll BGCMAR MA LL_DMA2D_BGND_GetCLUTMemAddr
* @param DMA2Dx DMA2D Instance
* @retval Background CLUT memory address value between Min_Data=0 and Max_Data=0xFFFFFFFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetCLUTMemAddr(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(LL_DMA2D_ReadReg(DMA2Dx, BGCMAR));
}
/**
* @brief Set DMA2D background CLUT size, expressed on 8 bits ([7:0] bits).
* @rmtoll BGPFCCR CS LL_DMA2D_BGND_SetCLUTSize
* @param DMA2Dx DMA2D Instance
* @param CLUTSize Value between Min_Data=0 and Max_Data=0xFF
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetCLUTSize(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTSize)
{
MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CS, (CLUTSize << DMA2D_BGPFCCR_CS_Pos));
}
/**
* @brief Get DMA2D background CLUT size, expressed on 8 bits ([7:0] bits).
* @rmtoll BGPFCCR CS LL_DMA2D_BGND_GetCLUTSize
* @param DMA2Dx DMA2D Instance
* @retval Background CLUT size value between Min_Data=0 and Max_Data=0xFF
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetCLUTSize(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CS) >> DMA2D_BGPFCCR_CS_Pos);
}
/**
* @brief Set DMA2D background CLUT color mode.
* @rmtoll BGPFCCR CCM LL_DMA2D_BGND_SetCLUTColorMode
* @param DMA2Dx DMA2D Instance
* @param CLUTColorMode This parameter can be one of the following values:
* @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888
* @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_BGND_SetCLUTColorMode(DMA2D_TypeDef *DMA2Dx, uint32_t CLUTColorMode)
{
MODIFY_REG(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CCM, CLUTColorMode);
}
/**
* @brief Return DMA2D background CLUT color mode.
* @rmtoll BGPFCCR CCM LL_DMA2D_BGND_GetCLUTColorMode
* @param DMA2Dx DMA2D Instance
* @retval Returned value can be one of the following values:
* @arg @ref LL_DMA2D_CLUT_COLOR_MODE_ARGB8888
* @arg @ref LL_DMA2D_CLUT_COLOR_MODE_RGB888
*/
__STATIC_INLINE uint32_t LL_DMA2D_BGND_GetCLUTColorMode(DMA2D_TypeDef *DMA2Dx)
{
return (uint32_t)(READ_BIT(DMA2Dx->BGPFCCR, DMA2D_BGPFCCR_CCM));
}
/**
* @}
*/
/**
* @}
*/
/** @defgroup DMA2D_LL_EF_FLAG_MANAGEMENT Flag Management
* @{
*/
/**
* @brief Check if the DMA2D Configuration Error Interrupt Flag is set or not
* @rmtoll ISR CEIF LL_DMA2D_IsActiveFlag_CE
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CE(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_CEIF) == (DMA2D_ISR_CEIF)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D CLUT Transfer Complete Interrupt Flag is set or not
* @rmtoll ISR CTCIF LL_DMA2D_IsActiveFlag_CTC
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CTC(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_CTCIF) == (DMA2D_ISR_CTCIF)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D CLUT Access Error Interrupt Flag is set or not
* @rmtoll ISR CAEIF LL_DMA2D_IsActiveFlag_CAE
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_CAE(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_CAEIF) == (DMA2D_ISR_CAEIF)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D Transfer Watermark Interrupt Flag is set or not
* @rmtoll ISR TWIF LL_DMA2D_IsActiveFlag_TW
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TW(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_TWIF) == (DMA2D_ISR_TWIF)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D Transfer Complete Interrupt Flag is set or not
* @rmtoll ISR TCIF LL_DMA2D_IsActiveFlag_TC
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TC(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_TCIF) == (DMA2D_ISR_TCIF)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D Transfer Error Interrupt Flag is set or not
* @rmtoll ISR TEIF LL_DMA2D_IsActiveFlag_TE
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsActiveFlag_TE(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->ISR, DMA2D_ISR_TEIF) == (DMA2D_ISR_TEIF)) ? 1UL : 0UL);
}
/**
* @brief Clear DMA2D Configuration Error Interrupt Flag
* @rmtoll IFCR CCEIF LL_DMA2D_ClearFlag_CE
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_ClearFlag_CE(DMA2D_TypeDef *DMA2Dx)
{
WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CCEIF);
}
/**
* @brief Clear DMA2D CLUT Transfer Complete Interrupt Flag
* @rmtoll IFCR CCTCIF LL_DMA2D_ClearFlag_CTC
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_ClearFlag_CTC(DMA2D_TypeDef *DMA2Dx)
{
WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CCTCIF);
}
/**
* @brief Clear DMA2D CLUT Access Error Interrupt Flag
* @rmtoll IFCR CAECIF LL_DMA2D_ClearFlag_CAE
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_ClearFlag_CAE(DMA2D_TypeDef *DMA2Dx)
{
WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CAECIF);
}
/**
* @brief Clear DMA2D Transfer Watermark Interrupt Flag
* @rmtoll IFCR CTWIF LL_DMA2D_ClearFlag_TW
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_ClearFlag_TW(DMA2D_TypeDef *DMA2Dx)
{
WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CTWIF);
}
/**
* @brief Clear DMA2D Transfer Complete Interrupt Flag
* @rmtoll IFCR CTCIF LL_DMA2D_ClearFlag_TC
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_ClearFlag_TC(DMA2D_TypeDef *DMA2Dx)
{
WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CTCIF);
}
/**
* @brief Clear DMA2D Transfer Error Interrupt Flag
* @rmtoll IFCR CTEIF LL_DMA2D_ClearFlag_TE
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_ClearFlag_TE(DMA2D_TypeDef *DMA2Dx)
{
WRITE_REG(DMA2Dx->IFCR, DMA2D_IFCR_CTEIF);
}
/**
* @}
*/
/** @defgroup DMA2D_LL_EF_IT_MANAGEMENT Interruption Management
* @{
*/
/**
* @brief Enable Configuration Error Interrupt
* @rmtoll CR CEIE LL_DMA2D_EnableIT_CE
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_EnableIT_CE(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->CR, DMA2D_CR_CEIE);
}
/**
* @brief Enable CLUT Transfer Complete Interrupt
* @rmtoll CR CTCIE LL_DMA2D_EnableIT_CTC
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_EnableIT_CTC(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->CR, DMA2D_CR_CTCIE);
}
/**
* @brief Enable CLUT Access Error Interrupt
* @rmtoll CR CAEIE LL_DMA2D_EnableIT_CAE
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_EnableIT_CAE(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->CR, DMA2D_CR_CAEIE);
}
/**
* @brief Enable Transfer Watermark Interrupt
* @rmtoll CR TWIE LL_DMA2D_EnableIT_TW
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_EnableIT_TW(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->CR, DMA2D_CR_TWIE);
}
/**
* @brief Enable Transfer Complete Interrupt
* @rmtoll CR TCIE LL_DMA2D_EnableIT_TC
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_EnableIT_TC(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->CR, DMA2D_CR_TCIE);
}
/**
* @brief Enable Transfer Error Interrupt
* @rmtoll CR TEIE LL_DMA2D_EnableIT_TE
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_EnableIT_TE(DMA2D_TypeDef *DMA2Dx)
{
SET_BIT(DMA2Dx->CR, DMA2D_CR_TEIE);
}
/**
* @brief Disable Configuration Error Interrupt
* @rmtoll CR CEIE LL_DMA2D_DisableIT_CE
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_DisableIT_CE(DMA2D_TypeDef *DMA2Dx)
{
CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CEIE);
}
/**
* @brief Disable CLUT Transfer Complete Interrupt
* @rmtoll CR CTCIE LL_DMA2D_DisableIT_CTC
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_DisableIT_CTC(DMA2D_TypeDef *DMA2Dx)
{
CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CTCIE);
}
/**
* @brief Disable CLUT Access Error Interrupt
* @rmtoll CR CAEIE LL_DMA2D_DisableIT_CAE
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_DisableIT_CAE(DMA2D_TypeDef *DMA2Dx)
{
CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_CAEIE);
}
/**
* @brief Disable Transfer Watermark Interrupt
* @rmtoll CR TWIE LL_DMA2D_DisableIT_TW
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_DisableIT_TW(DMA2D_TypeDef *DMA2Dx)
{
CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TWIE);
}
/**
* @brief Disable Transfer Complete Interrupt
* @rmtoll CR TCIE LL_DMA2D_DisableIT_TC
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_DisableIT_TC(DMA2D_TypeDef *DMA2Dx)
{
CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TCIE);
}
/**
* @brief Disable Transfer Error Interrupt
* @rmtoll CR TEIE LL_DMA2D_DisableIT_TE
* @param DMA2Dx DMA2D Instance
* @retval None
*/
__STATIC_INLINE void LL_DMA2D_DisableIT_TE(DMA2D_TypeDef *DMA2Dx)
{
CLEAR_BIT(DMA2Dx->CR, DMA2D_CR_TEIE);
}
/**
* @brief Check if the DMA2D Configuration Error interrupt source is enabled or disabled.
* @rmtoll CR CEIE LL_DMA2D_IsEnabledIT_CE
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CE(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CEIE) == (DMA2D_CR_CEIE)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D CLUT Transfer Complete interrupt source is enabled or disabled.
* @rmtoll CR CTCIE LL_DMA2D_IsEnabledIT_CTC
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CTC(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CTCIE) == (DMA2D_CR_CTCIE)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D CLUT Access Error interrupt source is enabled or disabled.
* @rmtoll CR CAEIE LL_DMA2D_IsEnabledIT_CAE
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_CAE(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_CAEIE) == (DMA2D_CR_CAEIE)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D Transfer Watermark interrupt source is enabled or disabled.
* @rmtoll CR TWIE LL_DMA2D_IsEnabledIT_TW
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TW(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TWIE) == (DMA2D_CR_TWIE)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D Transfer Complete interrupt source is enabled or disabled.
* @rmtoll CR TCIE LL_DMA2D_IsEnabledIT_TC
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TC(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TCIE) == (DMA2D_CR_TCIE)) ? 1UL : 0UL);
}
/**
* @brief Check if the DMA2D Transfer Error interrupt source is enabled or disabled.
* @rmtoll CR TEIE LL_DMA2D_IsEnabledIT_TE
* @param DMA2Dx DMA2D Instance
* @retval State of bit (1 or 0).
*/
__STATIC_INLINE uint32_t LL_DMA2D_IsEnabledIT_TE(DMA2D_TypeDef *DMA2Dx)
{
return ((READ_BIT(DMA2Dx->CR, DMA2D_CR_TEIE) == (DMA2D_CR_TEIE)) ? 1UL : 0UL);
}
/**
* @}
*/
#if defined(USE_FULL_LL_DRIVER)
/** @defgroup DMA2D_LL_EF_Init_Functions Initialization and De-initialization Functions
* @{
*/
ErrorStatus LL_DMA2D_DeInit(DMA2D_TypeDef *DMA2Dx);
ErrorStatus LL_DMA2D_Init(DMA2D_TypeDef *DMA2Dx, LL_DMA2D_InitTypeDef *DMA2D_InitStruct);
void LL_DMA2D_StructInit(LL_DMA2D_InitTypeDef *DMA2D_InitStruct);
void LL_DMA2D_ConfigLayer(DMA2D_TypeDef *DMA2Dx, LL_DMA2D_LayerCfgTypeDef *DMA2D_LayerCfg, uint32_t LayerIdx);
void LL_DMA2D_LayerCfgStructInit(LL_DMA2D_LayerCfgTypeDef *DMA2D_LayerCfg);
void LL_DMA2D_ConfigOutputColor(DMA2D_TypeDef *DMA2Dx, LL_DMA2D_ColorTypeDef *DMA2D_ColorStruct);
uint32_t LL_DMA2D_GetOutputBlueColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode);
uint32_t LL_DMA2D_GetOutputGreenColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode);
uint32_t LL_DMA2D_GetOutputRedColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode);
uint32_t LL_DMA2D_GetOutputAlphaColor(DMA2D_TypeDef *DMA2Dx, uint32_t ColorMode);
void LL_DMA2D_ConfigSize(DMA2D_TypeDef *DMA2Dx, uint32_t NbrOfLines, uint32_t NbrOfPixelsPerLines);
/**
* @}
*/
#endif /* USE_FULL_LL_DRIVER */
/**
* @}
*/
/**
* @}
*/
#endif /* defined (DMA2D) */
/**
* @}
*/
#ifdef __cplusplus
}
#endif
#endif /* STM32F4xx_LL_DMA2D_H */
Details ![]()
Show: from Types: Columns: ![]( "Show Project Names")
![]( "Show Locations")
![]( "Show Referring Symbols")
![]( "Show Scope")
This file uses the notable symbols shown below. Click anywhere in the file to view more details.