n25q128a
Select one of the symbols to view example projects that use it.
Symbol previews are coming soon...
Outline
#define __N25Q128A_H
#define N25Q128A_FLASH_SIZE
#define N25Q128A_SECTOR_SIZE
#define N25Q128A_SUBSECTOR_SIZE
#define N25Q128A_PAGE_SIZE
#define N25Q128A_DUMMY_CYCLES_READ
#define N25Q128A_DUMMY_CYCLES_READ_QUAD
#define N25Q128A_BULK_ERASE_MAX_TIME
#define N25Q128A_SECTOR_ERASE_MAX_TIME
#define N25Q128A_SUBSECTOR_ERASE_MAX_TIME
#define RESET_ENABLE_CMD
#define RESET_MEMORY_CMD
#define READ_ID_CMD
#define READ_ID_CMD2
#define MULTIPLE_IO_READ_ID_CMD
#define READ_SERIAL_FLASH_DISCO_PARAM_CMD
#define READ_CMD
#define FAST_READ_CMD
#define DUAL_OUT_FAST_READ_CMD
#define DUAL_INOUT_FAST_READ_CMD
#define QUAD_OUT_FAST_READ_CMD
#define QUAD_INOUT_FAST_READ_CMD
#define WRITE_ENABLE_CMD
#define WRITE_DISABLE_CMD
#define READ_STATUS_REG_CMD
#define WRITE_STATUS_REG_CMD
#define READ_LOCK_REG_CMD
#define WRITE_LOCK_REG_CMD
#define READ_FLAG_STATUS_REG_CMD
#define CLEAR_FLAG_STATUS_REG_CMD
#define READ_NONVOL_CFG_REG_CMD
#define WRITE_NONVOL_CFG_REG_CMD
#define READ_VOL_CFG_REG_CMD
#define WRITE_VOL_CFG_REG_CMD
#define READ_ENHANCED_VOL_CFG_REG_CMD
#define WRITE_ENHANCED_VOL_CFG_REG_CMD
#define PAGE_PROG_CMD
#define DUAL_IN_FAST_PROG_CMD
#define EXT_DUAL_IN_FAST_PROG_CMD
#define QUAD_IN_FAST_PROG_CMD
#define EXT_QUAD_IN_FAST_PROG_CMD
#define SUBSECTOR_ERASE_CMD
#define SECTOR_ERASE_CMD
#define BULK_ERASE_CMD
#define PROG_ERASE_RESUME_CMD
#define PROG_ERASE_SUSPEND_CMD
#define READ_OTP_ARRAY_CMD
#define PROG_OTP_ARRAY_CMD
#define N25Q128A_SR_WIP
#define N25Q128A_SR_WREN
#define N25Q128A_SR_BLOCKPR
#define N25Q128A_SR_PRBOTTOM
#define N25Q128A_SR_SRWREN
#define N25Q128A_NVCR_LOCK
#define N25Q128A_NVCR_DUAL
#define N25Q128A_NVCR_QUAB
#define N25Q128A_NVCR_RH
#define N25Q128A_NVCR_ODS
#define N25Q128A_NVCR_XIP
#define N25Q128A_NVCR_NB_DUMMY
#define N25Q128A_VCR_WRAP
#define N25Q128A_VCR_XIP
#define N25Q128A_VCR_NB_DUMMY
#define N25Q128A_EVCR_ODS
#define N25Q128A_EVCR_VPPA
#define N25Q128A_EVCR_RH
#define N25Q128A_EVCR_DUAL
#define N25Q128A_EVCR_QUAD
#define N25Q128A_FSR_PRERR
#define N25Q128A_FSR_PGSUS
#define N25Q128A_FSR_VPPERR
#define N25Q128A_FSR_PGERR
#define N25Q128A_FSR_ERERR
#define N25Q128A_FSR_ERSUS
#define N25Q128A_FSR_READY
Files
loading...
SourceVu
STM32 Libraries and Samples
n25q128a
n25q128a.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
/**
******************************************************************************
* @file n25q128a.h
* @author MCD Application Team
* @brief This file contains all the description of the N25Q128A QSPI memory.
******************************************************************************
* @attention
*
* Copyright (c) 2015 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* ... */
/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef
__N25Q128A_H
#define
__N25Q128A_H
#ifdef
__cplusplus
extern
"C"
{
#endif
/* Includes ------------------------------------------------------------------*/
/** @addtogroup BSP
* @{
*/
/* ... */
/** @addtogroup Components
* @{
*/
/* ... */
/** @addtogroup n25q128a
* @{
*/
/* ... */
/** @defgroup N25Q128A_Exported_Types
* @{
*/
/* ... */
/**
* @}
*/
/* ... */
/** @defgroup N25Q128A_Exported_Constants
* @{
*/
/* ... */
/**
* @brief N25Q128A Configuration
*/
/* ... */
#define
N25Q128A_FLASH_SIZE
0x1000000
/* 128 MBits => 16MBytes */
#define
N25Q128A_SECTOR_SIZE
0x10000
/* 256 sectors of 64KBytes */
#define
N25Q128A_SUBSECTOR_SIZE
0x1000
/* 4096 subsectors of 4kBytes */
#define
N25Q128A_PAGE_SIZE
0x100
/* 65536 pages of 256 bytes */
#define
N25Q128A_DUMMY_CYCLES_READ
8
#define
N25Q128A_DUMMY_CYCLES_READ_QUAD
10
#define
N25Q128A_BULK_ERASE_MAX_TIME
250000
#define
N25Q128A_SECTOR_ERASE_MAX_TIME
3000
#define
N25Q128A_SUBSECTOR_ERASE_MAX_TIME
800
/**
* @brief N25Q128A Commands
*/
/* ... */
/* Reset Operations */
#define
RESET_ENABLE_CMD
0x66
#define
RESET_MEMORY_CMD
0x99
/* Identification Operations */
#define
READ_ID_CMD
0x9E
#define
READ_ID_CMD2
0x9F
#define
MULTIPLE_IO_READ_ID_CMD
0xAF
#define
READ_SERIAL_FLASH_DISCO_PARAM_CMD
0x5A
/* Read Operations */
#define
READ_CMD
0x03
#define
FAST_READ_CMD
0x0B
#define
DUAL_OUT_FAST_READ_CMD
0x3B
#define
DUAL_INOUT_FAST_READ_CMD
0xBB
#define
QUAD_OUT_FAST_READ_CMD
0x6B
#define
QUAD_INOUT_FAST_READ_CMD
0xEB
/* Write Operations */
#define
WRITE_ENABLE_CMD
0x06
#define
WRITE_DISABLE_CMD
0x04
/* Register Operations */
#define
READ_STATUS_REG_CMD
0x05
#define
WRITE_STATUS_REG_CMD
0x01
#define
READ_LOCK_REG_CMD
0xE8
#define
WRITE_LOCK_REG_CMD
0xE5
#define
READ_FLAG_STATUS_REG_CMD
0x70
#define
CLEAR_FLAG_STATUS_REG_CMD
0x50
#define
READ_NONVOL_CFG_REG_CMD
0xB5
#define
WRITE_NONVOL_CFG_REG_CMD
0xB1
#define
READ_VOL_CFG_REG_CMD
0x85
#define
WRITE_VOL_CFG_REG_CMD
0x81
#define
READ_ENHANCED_VOL_CFG_REG_CMD
0x65
#define
WRITE_ENHANCED_VOL_CFG_REG_CMD
0x61
/* Program Operations */
#define
PAGE_PROG_CMD
0x02
#define
DUAL_IN_FAST_PROG_CMD
0xA2
#define
EXT_DUAL_IN_FAST_PROG_CMD
0xD2
#define
QUAD_IN_FAST_PROG_CMD
0x32
#define
EXT_QUAD_IN_FAST_PROG_CMD
0x12
/* Erase Operations */
#define
SUBSECTOR_ERASE_CMD
0x20
#define
SECTOR_ERASE_CMD
0xD8
#define
BULK_ERASE_CMD
0xC7
#define
PROG_ERASE_RESUME_CMD
0x7A
#define
PROG_ERASE_SUSPEND_CMD
0x75
/* One-Time Programmable Operations */
#define
READ_OTP_ARRAY_CMD
0x4B
#define
PROG_OTP_ARRAY_CMD
0x42
/**
* @brief N25Q128A Registers
*/
/* ... */
/* Status Register */
#define
N25Q128A_SR_WIP
(
(
uint8_t
)
0x01
)
/*!< Write in progress */
#define
N25Q128A_SR_WREN
(
(
uint8_t
)
0x02
)
/*!< Write enable latch */
#define
N25Q128A_SR_BLOCKPR
(
(
uint8_t
)
0x5C
)
/*!< Block protected against program and erase operations */
#define
N25Q128A_SR_PRBOTTOM
(
(
uint8_t
)
0x20
)
/*!< Protected memory area defined by BLOCKPR starts from top or bottom */
#define
N25Q128A_SR_SRWREN
(
(
uint8_t
)
0x80
)
/*!< Status register write enable/disable */
/* Nonvolatile Configuration Register */
#define
N25Q128A_NVCR_LOCK
(
(
uint16_t
)
0x0001
)
/*!< Lock nonvolatile configuration register */
#define
N25Q128A_NVCR_DUAL
(
(
uint16_t
)
0x0004
)
/*!< Dual I/O protocol */
#define
N25Q128A_NVCR_QUAB
(
(
uint16_t
)
0x0008
)
/*!< Quad I/O protocol */
#define
N25Q128A_NVCR_RH
(
(
uint16_t
)
0x0010
)
/*!< Reset/hold */
#define
N25Q128A_NVCR_ODS
(
(
uint16_t
)
0x01C0
)
/*!< Output driver strength */
#define
N25Q128A_NVCR_XIP
(
(
uint16_t
)
0x0E00
)
/*!< XIP mode at power-on reset */
#define
N25Q128A_NVCR_NB_DUMMY
(
(
uint16_t
)
0xF000
)
/*!< Number of dummy clock cycles */
/* Volatile Configuration Register */
#define
N25Q128A_VCR_WRAP
(
(
uint8_t
)
0x03
)
/*!< Wrap */
#define
N25Q128A_VCR_XIP
(
(
uint8_t
)
0x08
)
/*!< XIP */
#define
N25Q128A_VCR_NB_DUMMY
(
(
uint8_t
)
0xF0
)
/*!< Number of dummy clock cycles */
/* Enhanced Volatile Configuration Register */
#define
N25Q128A_EVCR_ODS
(
(
uint8_t
)
0x07
)
/*!< Output driver strength */
#define
N25Q128A_EVCR_VPPA
(
(
uint8_t
)
0x08
)
/*!< Vpp accelerator */
#define
N25Q128A_EVCR_RH
(
(
uint8_t
)
0x10
)
/*!< Reset/hold */
#define
N25Q128A_EVCR_DUAL
(
(
uint8_t
)
0x40
)
/*!< Dual I/O protocol */
#define
N25Q128A_EVCR_QUAD
(
(
uint8_t
)
0x80
)
/*!< Quad I/O protocol */
/* Flag Status Register */
#define
N25Q128A_FSR_PRERR
(
(
uint8_t
)
0x02
)
/*!< Protection error */
#define
N25Q128A_FSR_PGSUS
(
(
uint8_t
)
0x04
)
/*!< Program operation suspended */
#define
N25Q128A_FSR_VPPERR
(
(
uint8_t
)
0x08
)
/*!< Invalid voltage during program or erase */
#define
N25Q128A_FSR_PGERR
(
(
uint8_t
)
0x10
)
/*!< Program error */
#define
N25Q128A_FSR_ERERR
(
(
uint8_t
)
0x20
)
/*!< Erase error */
#define
N25Q128A_FSR_ERSUS
(
(
uint8_t
)
0x40
)
/*!< Erase operation suspended */
#define
N25Q128A_FSR_READY
(
(
uint8_t
)
0x80
)
/*!< Ready or command in progress */
74 defines
/**
* @}
*/
/* ... */
/** @defgroup N25Q128A_Exported_Functions
* @{
*/
/* ... */
/**
* @}
*/
/* ... */
/**
* @}
*/
/* ... */
/**
* @}
*/
/* ... */
/**
* @}
*/
/* ... */
#ifdef
__cplusplus
}
extern "C" { ... }
#endif
/* ... */
#endif
/* __N25Q128A_H */
Details
Show:
from
Types:
Columns:
All items filtered out
All items filtered out
This file uses the notable symbols shown below. Click anywhere in the file to view more details.
READ_STATUS_REG_CMD
WRITE_ENABLE_CMD
READ_VOL_CFG_REG_CMD
WRITE_VOL_CFG_REG_CMD
QUAD_INOUT_FAST_READ_CMD
EXT_QUAD_IN_FAST_PROG_CMD
SECTOR_ERASE_CMD
RESET_ENABLE_CMD
RESET_MEMORY_CMD
QUAD_OUT_FAST_READ_CMD
READ_FLAG_STATUS_REG_CMD
SUBSECTOR_ERASE_CMD
BULK_ERASE_CMD
QUAD_IN_FAST_PROG_CMD
N25Q128A_PAGE_SIZE
READ_ID_CMD2
READ_ID_CMD
MULTIPLE_IO_READ_ID_CMD
READ_SERIAL_FLASH_DISCO_PARAM_CMD
READ_CMD
FAST_READ_CMD
DUAL_OUT_FAST_READ_CMD
DUAL_INOUT_FAST_READ_CMD
WRITE_DISABLE_CMD
WRITE_STATUS_REG_CMD
READ_LOCK_REG_CMD
WRITE_LOCK_REG_CMD
CLEAR_FLAG_STATUS_REG_CMD
READ_NONVOL_CFG_REG_CMD
WRITE_NONVOL_CFG_REG_CMD
READ_ENHANCED_VOL_CFG_REG_CMD
WRITE_ENHANCED_VOL_CFG_REG_CMD
PAGE_PROG_CMD
DUAL_IN_FAST_PROG_CMD
EXT_DUAL_IN_FAST_PROG_CMD
PROG_ERASE_RESUME_CMD
PROG_ERASE_SUSPEND_CMD
READ_OTP_ARRAY_CMD
PROG_OTP_ARRAY_CMD
N25Q128A_FLASH_SIZE
N25Q128A_DUMMY_CYCLES_READ_QUAD
N25Q128A_SUBSECTOR_SIZE
N25Q128A_SR_WREN
N25Q128A_VCR_NB_DUMMY
N25Q128A_BULK_ERASE_MAX_TIME
N25Q128A_SUBSECTOR_ERASE_MAX_TIME
N25Q128A_SR_WIP
N25Q128A_FSR_READY
N25Q128A_FSR_PRERR
N25Q128A_FSR_PGSUS
N25Q128A_FSR_VPPERR
N25Q128A_FSR_PGERR
N25Q128A_FSR_ERERR
N25Q128A_FSR_ERSUS
__N25Q128A_H
N25Q128A_SECTOR_SIZE
N25Q128A_DUMMY_CYCLES_READ
N25Q128A_SECTOR_ERASE_MAX_TIME
N25Q128A_SR_BLOCKPR
N25Q128A_SR_PRBOTTOM
N25Q128A_SR_SRWREN
N25Q128A_NVCR_LOCK
N25Q128A_NVCR_DUAL
N25Q128A_NVCR_QUAB
N25Q128A_NVCR_RH
N25Q128A_NVCR_ODS
N25Q128A_NVCR_XIP
N25Q128A_NVCR_NB_DUMMY
N25Q128A_VCR_WRAP
N25Q128A_VCR_XIP
N25Q128A_EVCR_ODS
N25Q128A_EVCR_VPPA
N25Q128A_EVCR_RH
N25Q128A_EVCR_DUAL
N25Q128A_EVCR_QUAD