Select one of the symbols to view example projects that use it.
 
Outline
#define __STM324x9I_EVAL_SDRAM_H
#include "stm32f4xx_hal.h"
#define SDRAM_OK
#define SDRAM_ERROR
#define SDRAM_DEVICE_ADDR
#define SDRAM_DEVICE_SIZE
#define SDRAM_MEMORY_WIDTH
#define SDCLOCK_PERIOD
#define REFRESH_COUNT
#define SDRAM_TIMEOUT
#define __DMAx_CLK_ENABLE
#define SDRAM_DMAx_CHANNEL
#define SDRAM_DMAx_STREAM
#define SDRAM_DMAx_IRQn
#define SDRAM_DMAx_IRQHandler
#define SDRAM_MODEREG_BURST_LENGTH_1
#define SDRAM_MODEREG_BURST_LENGTH_2
#define SDRAM_MODEREG_BURST_LENGTH_4
#define SDRAM_MODEREG_BURST_LENGTH_8
#define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL
#define SDRAM_MODEREG_BURST_TYPE_INTERLEAVED
#define SDRAM_MODEREG_CAS_LATENCY_2
#define SDRAM_MODEREG_CAS_LATENCY_3
#define SDRAM_MODEREG_OPERATING_MODE_STANDARD
#define SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED
#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE
BSP_SDRAM_Init();
BSP_SDRAM_Initialization_sequence(uint32_t);
BSP_SDRAM_ReadData(uint32_t, uint32_t *, uint32_t);
BSP_SDRAM_ReadData_DMA(uint32_t, uint32_t *, uint32_t);
BSP_SDRAM_WriteData(uint32_t, uint32_t *, uint32_t);
BSP_SDRAM_WriteData_DMA(uint32_t, uint32_t *, uint32_t);
BSP_SDRAM_Sendcmd(FMC_SDRAM_CommandTypeDef *);
BSP_SDRAM_DMA_IRQHandler();
BSP_SDRAM_MspInit();
Files
loading...
SourceVuSTM32 Libraries and SamplesSTM324x9I_EVALstm324x9i_eval_sdram.h
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
/** ****************************************************************************** * @file stm324x9i_eval_sdram.h * @author MCD Application Team * @brief This file contains the common defines and functions prototypes for * the stm324x9i_eval_sdram.c driver. ****************************************************************************** * @attention * * Copyright (c) 2017 STMicroelectronics. * All rights reserved. * * This software is licensed under terms that can be found in the LICENSE file * in the root directory of this software component. * If no LICENSE file comes with this software, it is provided AS-IS. * ****************************************************************************** *//* ... */ /* Define to prevent recursive inclusion -------------------------------------*/ #ifndef __STM324x9I_EVAL_SDRAM_H #define __STM324x9I_EVAL_SDRAM_H #ifdef __cplusplus extern "C" { #endif /* Includes ------------------------------------------------------------------*/ #include "stm32f4xx_hal.h" /** @addtogroup BSP * @{ *//* ... */ /** @addtogroup STM324x9I_EVAL * @{ *//* ... */ /** @addtogroup STM324x9I_EVAL_SDRAM * @{ *//* ... */ /** @defgroup STM324x9I_EVAL_SDRAM_Exported_Constants STM324x9I EVAL SDRAM Exported Constants * @{ *//* ... */ #define SDRAM_OK 0x00 #define SDRAM_ERROR 0x01 #define SDRAM_DEVICE_ADDR ((uint32_t)0xC0000000) #define SDRAM_DEVICE_SIZE ((uint32_t)0x2000000) /* SDRAM device size in Bytes */ /* #define SDRAM_MEMORY_WIDTH FMC_SDRAM_MEM_BUS_WIDTH_8 */ /* #define SDRAM_MEMORY_WIDTH FMC_SDRAM_MEM_BUS_WIDTH_16 */ #define SDRAM_MEMORY_WIDTH FMC_SDRAM_MEM_BUS_WIDTH_32 #define SDCLOCK_PERIOD FMC_SDRAM_CLOCK_PERIOD_2 /* #define SDCLOCK_PERIOD FMC_SDRAM_CLOCK_PERIOD_3 */ #define REFRESH_COUNT ((uint32_t)0x0569) /* SDRAM refresh counter (90Mhz SD clock) */ #define SDRAM_TIMEOUT ((uint32_t)0xFFFF) /* DMA definitions for SDRAM DMA transfer */ #define __DMAx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE #define SDRAM_DMAx_CHANNEL DMA_CHANNEL_0 #define SDRAM_DMAx_STREAM DMA2_Stream0 #define SDRAM_DMAx_IRQn DMA2_Stream0_IRQn #define SDRAM_DMAx_IRQHandler DMA2_Stream0_IRQHandler /** * @brief FMC SDRAM Mode definition register defines *//* ... */ #define SDRAM_MODEREG_BURST_LENGTH_1 ((uint16_t)0x0000) #define SDRAM_MODEREG_BURST_LENGTH_2 ((uint16_t)0x0001) #define SDRAM_MODEREG_BURST_LENGTH_4 ((uint16_t)0x0002) #define SDRAM_MODEREG_BURST_LENGTH_8 ((uint16_t)0x0004) #define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL ((uint16_t)0x0000) #define SDRAM_MODEREG_BURST_TYPE_INTERLEAVED ((uint16_t)0x0008) #define SDRAM_MODEREG_CAS_LATENCY_2 ((uint16_t)0x0020) #define SDRAM_MODEREG_CAS_LATENCY_3 ((uint16_t)0x0030) #define SDRAM_MODEREG_OPERATING_MODE_STANDARD ((uint16_t)0x0000) #define SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED ((uint16_t)0x0000) #define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE ((uint16_t)0x0200) 24 defines/** * @} *//* ... */ /** @defgroup STM324x9I_EVAL_SDRAM_Exported_Functions STM324x9I EVAL SDRAM Exported Functions * @{ *//* ... */ uint8_t BSP_SDRAM_Init(void); void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount); uint8_t BSP_SDRAM_ReadData(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize); uint8_t BSP_SDRAM_ReadData_DMA(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize); uint8_t BSP_SDRAM_WriteData(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize); uint8_t BSP_SDRAM_WriteData_DMA(uint32_t uwStartAddress, uint32_t *pData, uint32_t uwDataSize); uint8_t BSP_SDRAM_Sendcmd(FMC_SDRAM_CommandTypeDef *SdramCmd); void BSP_SDRAM_DMA_IRQHandler(void); void BSP_SDRAM_MspInit(void); /** * @} *//* ... */ /** * @} *//* ... */ /** * @} *//* ... */ /** * @} *//* ... */ #ifdef __cplusplus }extern "C" { ... } #endif /* ... */ #endif /* __STM324x9I_EVAL_SDRAM_H */
Details
Show:
from
Types: Columns:
This file uses the notable symbols shown below. Click anywhere in the file to view more details.