SourceVu will show references to multicore_fifo_rvalid() from the following samples and libraries:
Symbols ![]()
loading...
Files ![]()
loading...
multicore_fifo_rvalid() function
Functions for the inter-core FIFOs RP-series microcontrollers contains two FIFOs for passing data, messages or ordered events between the two cores. Each FIFO is 32 bits wide, and 8 entries deep on the RP2040, and 4 entries deep on the RP2350. One of the FIFOs can only be written by core 0, and read by core 1. The other can only be written by core 1, and read by core 0. Check the read FIFO to see if there is data available (sent by the other core) See the note in the multicore_fifo section for considerations regarding use of the inter-core FIFOs
Syntax
static inline bool multicore_fifo_rvalid(void);
Return value
true if the FIFO has data in it, false otherwise
Notes
The inter-core FIFOs are a very precious resource and are frequently used for SDK functionality (e.g. during core 1 launch or by the multicore_lockout functions). Additionally they are often required for the exclusive use of an RTOS (e.g. FreeRTOS SMP). For these reasons it is suggested that you do not use the FIFO for your own purposes unless none of the above concerns apply; the majority of cases for transferring data between cores can be eqaully well handled by using a queue