// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT/** * Copyright (c) 2024 Raspberry Pi Ltd. * * SPDX-License-Identifier: BSD-3-Clause *//* ... */// =============================================================================// Register block : SYSINFO// Version : 1// Bus type : apb// =============================================================================#ifndef_HARDWARE_REGS_SYSINFO_H#define_HARDWARE_REGS_SYSINFO_H// =============================================================================// Register : SYSINFO_CHIP_ID// Description : JEDEC JEP-106 compliant chip identifier.#defineSYSINFO_CHIP_ID_OFFSET_u(0x00000000)#defineSYSINFO_CHIP_ID_BITS_u(0xffffffff)#defineSYSINFO_CHIP_ID_RESET_u(0x00000001)// -----------------------------------------------------------------------------// Field : SYSINFO_CHIP_ID_REVISION#defineSYSINFO_CHIP_ID_REVISION_RESET"-"#defineSYSINFO_CHIP_ID_REVISION_BITS_u(0xf0000000)#defineSYSINFO_CHIP_ID_REVISION_MSB_u(31)#defineSYSINFO_CHIP_ID_REVISION_LSB_u(28)#defineSYSINFO_CHIP_ID_REVISION_ACCESS"RO"// -----------------------------------------------------------------------------// Field : SYSINFO_CHIP_ID_PART#defineSYSINFO_CHIP_ID_PART_RESET"-"#defineSYSINFO_CHIP_ID_PART_BITS_u(0x0ffff000)#defineSYSINFO_CHIP_ID_PART_MSB_u(27)#defineSYSINFO_CHIP_ID_PART_LSB_u(12)#defineSYSINFO_CHIP_ID_PART_ACCESS"RO"// -----------------------------------------------------------------------------// Field : SYSINFO_CHIP_ID_MANUFACTURER#defineSYSINFO_CHIP_ID_MANUFACTURER_RESET"-"#defineSYSINFO_CHIP_ID_MANUFACTURER_BITS_u(0x00000ffe)#defineSYSINFO_CHIP_ID_MANUFACTURER_MSB_u(11)#defineSYSINFO_CHIP_ID_MANUFACTURER_LSB_u(1)#defineSYSINFO_CHIP_ID_MANUFACTURER_ACCESS"RO"// -----------------------------------------------------------------------------// Field : SYSINFO_CHIP_ID_STOP_BIT#defineSYSINFO_CHIP_ID_STOP_BIT_RESET_u(0x1)#defineSYSINFO_CHIP_ID_STOP_BIT_BITS_u(0x00000001)#defineSYSINFO_CHIP_ID_STOP_BIT_MSB_u(0)#defineSYSINFO_CHIP_ID_STOP_BIT_LSB_u(0)#defineSYSINFO_CHIP_ID_STOP_BIT_ACCESS"RO"// =============================================================================// Register : SYSINFO_PACKAGE_SEL#defineSYSINFO_PACKAGE_SEL_OFFSET_u(0x00000004)#defineSYSINFO_PACKAGE_SEL_BITS_u(0x00000001)#defineSYSINFO_PACKAGE_SEL_RESET_u(0x00000000)#defineSYSINFO_PACKAGE_SEL_MSB_u(0)#defineSYSINFO_PACKAGE_SEL_LSB_u(0)#defineSYSINFO_PACKAGE_SEL_ACCESS"RO"// =============================================================================// Register : SYSINFO_PLATFORM// Description : Platform register. Allows software to know what environment it// is running in during pre-production development. Post-// production, the PLATFORM is always ASIC, non-SIM.#defineSYSINFO_PLATFORM_OFFSET_u(0x00000008)#defineSYSINFO_PLATFORM_BITS_u(0x0000001f)#defineSYSINFO_PLATFORM_RESET_u(0x00000000)// -----------------------------------------------------------------------------// Field : SYSINFO_PLATFORM_GATESIM#defineSYSINFO_PLATFORM_GATESIM_RESET"-"#defineSYSINFO_PLATFORM_GATESIM_BITS_u(0x00000010)#defineSYSINFO_PLATFORM_GATESIM_MSB_u(4)#defineSYSINFO_PLATFORM_GATESIM_LSB_u(4)#defineSYSINFO_PLATFORM_GATESIM_ACCESS"RO"// -----------------------------------------------------------------------------// Field : SYSINFO_PLATFORM_BATCHSIM#defineSYSINFO_PLATFORM_BATCHSIM_RESET"-"#defineSYSINFO_PLATFORM_BATCHSIM_BITS_u(0x00000008)#defineSYSINFO_PLATFORM_BATCHSIM_MSB_u(3)#defineSYSINFO_PLATFORM_BATCHSIM_LSB_u(3)#defineSYSINFO_PLATFORM_BATCHSIM_ACCESS"RO"// -----------------------------------------------------------------------------// Field : SYSINFO_PLATFORM_HDLSIM#defineSYSINFO_PLATFORM_HDLSIM_RESET"-"#defineSYSINFO_PLATFORM_HDLSIM_BITS_u(0x00000004)#defineSYSINFO_PLATFORM_HDLSIM_MSB_u(2)#defineSYSINFO_PLATFORM_HDLSIM_LSB_u(2)#defineSYSINFO_PLATFORM_HDLSIM_ACCESS"RO"// -----------------------------------------------------------------------------// Field : SYSINFO_PLATFORM_ASIC#defineSYSINFO_PLATFORM_ASIC_RESET"-"#defineSYSINFO_PLATFORM_ASIC_BITS_u(0x00000002)#defineSYSINFO_PLATFORM_ASIC_MSB_u(1)#defineSYSINFO_PLATFORM_ASIC_LSB_u(1)#defineSYSINFO_PLATFORM_ASIC_ACCESS"RO"// -----------------------------------------------------------------------------// Field : SYSINFO_PLATFORM_FPGA#defineSYSINFO_PLATFORM_FPGA_RESET"-"#defineSYSINFO_PLATFORM_FPGA_BITS_u(0x00000001)#defineSYSINFO_PLATFORM_FPGA_MSB_u(0)#defineSYSINFO_PLATFORM_FPGA_LSB_u(0)#defineSYSINFO_PLATFORM_FPGA_ACCESS"RO"// =============================================================================// Register : SYSINFO_GITREF_RP2350// Description : Git hash of the chip source. Used to identify chip version.#defineSYSINFO_GITREF_RP2350_OFFSET_u(0x00000014)#defineSYSINFO_GITREF_RP2350_BITS_u(0xffffffff)#defineSYSINFO_GITREF_RP2350_RESET"-"#defineSYSINFO_GITREF_RP2350_MSB_u(31)#defineSYSINFO_GITREF_RP2350_LSB_u(0)#defineSYSINFO_GITREF_RP2350_ACCESS"RO"64 defines// =============================================================================/* ... */#endif// _HARDWARE_REGS_SYSINFO_H
Details
Show: from
Types: Columns:
All items filtered out
All items filtered out
This file uses the notable symbols shown below. Click anywhere in the file to view more details.