timg_wdtconfig4_reg_t::::wdt_stg2_hold field

wdt_stg2_hold : R/W; bitpos: [31:0]; default: 1048575; Stage 2 timeout value, in MWDT clock cycles.

Syntax

Show:

Summary

Declaration

uint32_t wdt_stg2_hold: 32;

Code

Location

Referrer

uint32_t wdt_stg2_hold: 32;

hw->wdtconfig4.wdt_stg2_hold = timeout;

All items filtered out

timg_wdtconfig4_reg_t::::wdt_stg2_hold is written by 1 function:

timg_wdtconfig4_reg_t::::wdt_stg2_hold

All items filtered out

All items filtered out

All items filtered out

All items filtered out