timg_wdtconfig0_reg_t::::wdt_stg3 field
wdt_stg3 : R/W; bitpos: [24:23]; default: 0; Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
![]()
uint32_t wdt_stg3: 2;
timg_wdtconfig0_reg_t::::wdt_stg3 is written by 2 functions:
![]()
timg_wdtconfig0_reg_t::
::wdt_stg3