timg_wdtconfig0_reg_t::::wdt_stg1 field
wdt_stg1 : R/W; bitpos: [28:27]; default: 0; Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
![]()
uint32_t wdt_stg1: 2;
timg_wdtconfig0_reg_t::::wdt_stg1 is written by 2 functions:
![]()
timg_wdtconfig0_reg_t::
::wdt_stg1