mcpwm_int_st_reg_t::::timer2_tez_int_st field

timer2_tez_int_st : RO; bitpos: [5]; default: 0; The masked status bit for the interrupt triggered by a PWM timer 2 TEZ event.