mcpwm_int_st_reg_t::::timer1_stop_int_st field

timer1_stop_int_st : RO; bitpos: [1]; default: 0; The masked status bit for the interrupt triggered when the timer 1 stops.