mcpwm_int_st_reg_t::::fh1_cbc_int_st field

fh1_cbc_int_st : RO; bitpos: [22]; default: 0; The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.