mcpwm_int_st_reg_t::::fh0_cbc_int_st field

fh0_cbc_int_st : RO; bitpos: [21]; default: 0; The masked status bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.