mcpwm_int_ena_reg_t::::timer2_tez_int_ena field

timer2_tez_int_ena : R/W; bitpos: [5]; default: 0; The enable bit for the interrupt triggered by a PWM timer 2 TEZ event.