mcpwm_int_ena_reg_t::::fh1_cbc_int_ena field

fh1_cbc_int_ena : R/W; bitpos: [22]; default: 0; The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.