mcpwm_int_ena_reg_t::::fault0_clr_int_ena field

fault0_clr_int_ena : R/W; bitpos: [12]; default: 0; The enable bit for the interrupt triggered when fault_event0 ends.