mcpwm_int_clr_reg_t::::timer1_tez_int_clr field

timer1_tez_int_clr : WT; bitpos: [4]; default: 0; Set this bit to clear the interrupt triggered by a PWM timer 1 TEZ event.