mcpwm_cap_timer_cfg_reg_t::::cap_sync_sw field
cap_sync_sw : WT; bitpos: [5]; default: 0; When reg_cap_synci_en is 1, write 1 will trigger a capture timer sync, capture timer is loaded with value in phase register.
![]()
uint32_t cap_sync_sw: 1;
mcpwm_cap_timer_cfg_reg_t::::cap_sync_sw is written by 1 function:
![]()
mcpwm_cap_timer_cfg_reg_t::
::cap_sync_sw