Symbols ![]()
loading...
Files ![]()
loading (4/5)...
ledc_dev_s struct
Syntax
struct ledc_dev_s
{
struct {
struct {
union {
struct {
uint32_t timer_sel: 2;
uint32_t sig_out_en: 1;
uint32_t idle_lv: 1;
uint32_t low_speed_update: 1;
uint32_t reserved4: 26;
uint32_t clk_en: 1;
};
uint32_t val;
} conf0;
union {
struct {
uint32_t hpoint: 20;
uint32_t reserved20: 12;
};
uint32_t val;
} hpoint;
union {
struct {
uint32_t duty: 25;
uint32_t reserved25: 7;
};
uint32_t val;
} duty;
union {
struct {
uint32_t duty_scale:10;
uint32_t duty_cycle:10;
uint32_t duty_num: 10;
uint32_t duty_inc: 1;
uint32_t duty_start: 1;
};
uint32_t val;
} conf1;
union {
struct {
uint32_t duty_read: 25;
uint32_t reserved25: 7;
};
uint32_t val;
} duty_rd;
} channel[8];
} channel_group[2];
struct {
struct {
union {
struct {
uint32_t duty_resolution: 5;
uint32_t clock_divider: 18;
uint32_t pause: 1;
uint32_t rst: 1;
uint32_t tick_sel: 1;
uint32_t low_speed_update: 1;
uint32_t reserved26: 5;
};
uint32_t val;
} conf;
union {
struct {
uint32_t timer_cnt: 20;
uint32_t reserved20: 12;
};
uint32_t val;
} value;
} timer[4];
} timer_group[2];
union {
struct {
uint32_t hstimer0_ovf: 1;
uint32_t hstimer1_ovf: 1;
uint32_t hstimer2_ovf: 1;
uint32_t hstimer3_ovf: 1;
uint32_t lstimer0_ovf: 1;
uint32_t lstimer1_ovf: 1;
uint32_t lstimer2_ovf: 1;
uint32_t lstimer3_ovf: 1;
uint32_t duty_chng_end_hsch0: 1;
uint32_t duty_chng_end_hsch1: 1;
uint32_t duty_chng_end_hsch2: 1;
uint32_t duty_chng_end_hsch3: 1;
uint32_t duty_chng_end_hsch4: 1;
uint32_t duty_chng_end_hsch5: 1;
uint32_t duty_chng_end_hsch6: 1;
uint32_t duty_chng_end_hsch7: 1;
uint32_t duty_chng_end_lsch0: 1;
uint32_t duty_chng_end_lsch1: 1;
uint32_t duty_chng_end_lsch2: 1;
uint32_t duty_chng_end_lsch3: 1;
uint32_t duty_chng_end_lsch4: 1;
uint32_t duty_chng_end_lsch5: 1;
uint32_t duty_chng_end_lsch6: 1;
uint32_t duty_chng_end_lsch7: 1;
uint32_t reserved24: 8;
};
uint32_t val;
} int_raw;
union {
struct {
uint32_t hstimer0_ovf: 1;
uint32_t hstimer1_ovf: 1;
uint32_t hstimer2_ovf: 1;
uint32_t hstimer3_ovf: 1;
uint32_t lstimer0_ovf: 1;
uint32_t lstimer1_ovf: 1;
uint32_t lstimer2_ovf: 1;
uint32_t lstimer3_ovf: 1;
uint32_t duty_chng_end_hsch0: 1;
uint32_t duty_chng_end_hsch1: 1;
uint32_t duty_chng_end_hsch2: 1;
uint32_t duty_chng_end_hsch3: 1;
uint32_t duty_chng_end_hsch4: 1;
uint32_t duty_chng_end_hsch5: 1;
uint32_t duty_chng_end_hsch6: 1;
uint32_t duty_chng_end_hsch7: 1;
uint32_t duty_chng_end_lsch0: 1;
uint32_t duty_chng_end_lsch1: 1;
uint32_t duty_chng_end_lsch2: 1;
uint32_t duty_chng_end_lsch3: 1;
uint32_t duty_chng_end_lsch4: 1;
uint32_t duty_chng_end_lsch5: 1;
uint32_t duty_chng_end_lsch6: 1;
uint32_t duty_chng_end_lsch7: 1;
uint32_t reserved24: 8;
};
uint32_t val;
} int_st;
union {
struct {
uint32_t hstimer0_ovf: 1;
uint32_t hstimer1_ovf: 1;
uint32_t hstimer2_ovf: 1;
uint32_t hstimer3_ovf: 1;
uint32_t lstimer0_ovf: 1;
uint32_t lstimer1_ovf: 1;
uint32_t lstimer2_ovf: 1;
uint32_t lstimer3_ovf: 1;
uint32_t duty_chng_end_hsch0: 1;
uint32_t duty_chng_end_hsch1: 1;
uint32_t duty_chng_end_hsch2: 1;
uint32_t duty_chng_end_hsch3: 1;
uint32_t duty_chng_end_hsch4: 1;
uint32_t duty_chng_end_hsch5: 1;
uint32_t duty_chng_end_hsch6: 1;
uint32_t duty_chng_end_hsch7: 1;
uint32_t duty_chng_end_lsch0: 1;
uint32_t duty_chng_end_lsch1: 1;
uint32_t duty_chng_end_lsch2: 1;
uint32_t duty_chng_end_lsch3: 1;
uint32_t duty_chng_end_lsch4: 1;
uint32_t duty_chng_end_lsch5: 1;
uint32_t duty_chng_end_lsch6: 1;
uint32_t duty_chng_end_lsch7: 1;
uint32_t reserved24: 8;
};
uint32_t val;
} int_ena;
union {
struct {
uint32_t hstimer0_ovf: 1;
uint32_t hstimer1_ovf: 1;
uint32_t hstimer2_ovf: 1;
uint32_t hstimer3_ovf: 1;
uint32_t lstimer0_ovf: 1;
uint32_t lstimer1_ovf: 1;
uint32_t lstimer2_ovf: 1;
uint32_t lstimer3_ovf: 1;
uint32_t duty_chng_end_hsch0: 1;
uint32_t duty_chng_end_hsch1: 1;
uint32_t duty_chng_end_hsch2: 1;
uint32_t duty_chng_end_hsch3: 1;
uint32_t duty_chng_end_hsch4: 1;
uint32_t duty_chng_end_hsch5: 1;
uint32_t duty_chng_end_hsch6: 1;
uint32_t duty_chng_end_hsch7: 1;
uint32_t duty_chng_end_lsch0: 1;
uint32_t duty_chng_end_lsch1: 1;
uint32_t duty_chng_end_lsch2: 1;
uint32_t duty_chng_end_lsch3: 1;
uint32_t duty_chng_end_lsch4: 1;
uint32_t duty_chng_end_lsch5: 1;
uint32_t duty_chng_end_lsch6: 1;
uint32_t duty_chng_end_lsch7: 1;
uint32_t reserved24: 8;
};
uint32_t val;
} int_clr;
union {
struct {
uint32_t apb_clk_sel: 1;
uint32_t reserved1: 31;
};
struct {
uint32_t slow_clk_sel: 1;
uint32_t reserved: 31;
};
uint32_t val;
} conf;
uint32_t reserved_194;
uint32_t reserved_198;
uint32_t reserved_19c;
uint32_t reserved_1a0;
uint32_t reserved_1a4;
uint32_t reserved_1a8;
uint32_t reserved_1ac;
uint32_t reserved_1b0;
uint32_t reserved_1b4;
uint32_t reserved_1b8;
uint32_t reserved_1bc;
uint32_t reserved_1c0;
uint32_t reserved_1c4;
uint32_t reserved_1c8;
uint32_t reserved_1cc;
uint32_t reserved_1d0;
uint32_t reserved_1d4;
uint32_t reserved_1d8;
uint32_t reserved_1dc;
uint32_t reserved_1e0;
uint32_t reserved_1e4;
uint32_t reserved_1e8;
uint32_t reserved_1ec;
uint32_t reserved_1f0;
uint32_t reserved_1f4;
uint32_t reserved_1f8;
uint32_t date;
};
Fields
Field
Declared as
union {
struct {
uint32_t hstimer0_ovf: 1;
uint32_t hstimer1_ovf: 1;
uint32_t hstimer2_ovf: 1;
uint32_t hstimer3_ovf: 1;
uint32_t lstimer0_ovf: 1;
uint32_t lstimer1_ovf: 1;
uint32_t lstimer2_ovf: 1;
uint32_t lstimer3_ovf: 1;
uint32_t duty_chng_end_hsch0: 1;
uint32_t duty_chng_end_hsch1: 1;
uint32_t duty_chng_end_hsch2: 1;
uint32_t duty_chng_end_hsch3: 1;
uint32_t duty_chng_end_hsch4: 1;
uint32_t duty_chng_end_hsch5: 1;
uint32_t duty_chng_end_hsch6: 1;
uint32_t duty_chng_end_hsch7: 1;
uint32_t duty_chng_end_lsch0: 1;
uint32_t duty_chng_end_lsch1: 1;
uint32_t duty_chng_end_lsch2: 1;
uint32_t duty_chng_end_lsch3: 1;
uint32_t duty_chng_end_lsch4: 1;
uint32_t duty_chng_end_lsch5: 1;
uint32_t duty_chng_end_lsch6: 1;
uint32_t duty_chng_end_lsch7: 1;
uint32_t reserved24: 8;
};
uint32_t val;
}
struct {
struct {
union {
struct {
uint32_t timer_sel: 2;
uint32_t sig_out_en: 1;
uint32_t idle_lv: 1;
uint32_t low_speed_update: 1;
uint32_t reserved4: 26;
uint32_t clk_en: 1;
};
uint32_t val;
} conf0;
union {
struct {
uint32_t hpoint: 20;
uint32_t reserved20: 12;
};
uint32_t val;
} hpoint;
union {
struct {
uint32_t duty: 25;
uint32_t reserved25: 7;
};
uint32_t val;
} duty;
union {
struct {
uint32_t duty_scale:10;
uint32_t duty_cycle:10;
uint32_t duty_num: 10;
uint32_t duty_inc: 1;
uint32_t duty_start: 1;
};
uint32_t val;
} conf1;
union {
struct {
uint32_t duty_read: 25;
uint32_t reserved25: 7;
};
uint32_t val;
} duty_rd;
} channel[8];
}[2]
struct {
struct {
union {
struct {
uint32_t duty_resolution: 5;
uint32_t clock_divider: 18;
uint32_t pause: 1;
uint32_t rst: 1;
uint32_t tick_sel: 1;
uint32_t low_speed_update: 1;
uint32_t reserved26: 5;
};
uint32_t val;
} conf;
union {
struct {
uint32_t timer_cnt: 20;
uint32_t reserved20: 12;
};
uint32_t val;
} value;
} timer[4];
}[2]
union {
struct {
uint32_t hstimer0_ovf: 1;
uint32_t hstimer1_ovf: 1;
uint32_t hstimer2_ovf: 1;
uint32_t hstimer3_ovf: 1;
uint32_t lstimer0_ovf: 1;
uint32_t lstimer1_ovf: 1;
uint32_t lstimer2_ovf: 1;
uint32_t lstimer3_ovf: 1;
uint32_t duty_chng_end_hsch0: 1;
uint32_t duty_chng_end_hsch1: 1;
uint32_t duty_chng_end_hsch2: 1;
uint32_t duty_chng_end_hsch3: 1;
uint32_t duty_chng_end_hsch4: 1;
uint32_t duty_chng_end_hsch5: 1;
uint32_t duty_chng_end_hsch6: 1;
uint32_t duty_chng_end_hsch7: 1;
uint32_t duty_chng_end_lsch0: 1;
uint32_t duty_chng_end_lsch1: 1;
uint32_t duty_chng_end_lsch2: 1;
uint32_t duty_chng_end_lsch3: 1;
uint32_t duty_chng_end_lsch4: 1;
uint32_t duty_chng_end_lsch5: 1;
uint32_t duty_chng_end_lsch6: 1;
uint32_t duty_chng_end_lsch7: 1;
uint32_t reserved24: 8;
};
uint32_t val;
}
union {
struct {
uint32_t hstimer0_ovf: 1;
uint32_t hstimer1_ovf: 1;
uint32_t hstimer2_ovf: 1;
uint32_t hstimer3_ovf: 1;
uint32_t lstimer0_ovf: 1;
uint32_t lstimer1_ovf: 1;
uint32_t lstimer2_ovf: 1;
uint32_t lstimer3_ovf: 1;
uint32_t duty_chng_end_hsch0: 1;
uint32_t duty_chng_end_hsch1: 1;
uint32_t duty_chng_end_hsch2: 1;
uint32_t duty_chng_end_hsch3: 1;
uint32_t duty_chng_end_hsch4: 1;
uint32_t duty_chng_end_hsch5: 1;
uint32_t duty_chng_end_hsch6: 1;
uint32_t duty_chng_end_hsch7: 1;
uint32_t duty_chng_end_lsch0: 1;
uint32_t duty_chng_end_lsch1: 1;
uint32_t duty_chng_end_lsch2: 1;
uint32_t duty_chng_end_lsch3: 1;
uint32_t duty_chng_end_lsch4: 1;
uint32_t duty_chng_end_lsch5: 1;
uint32_t duty_chng_end_lsch6: 1;
uint32_t duty_chng_end_lsch7: 1;
uint32_t reserved24: 8;
};
uint32_t val;
}
union {
struct {
uint32_t apb_clk_sel: 1;
uint32_t reserved1: 31;
};
struct {
uint32_t slow_clk_sel: 1;
uint32_t reserved: 31;
};
uint32_t val;
}
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
uint32_t
union {
struct {
uint32_t hstimer0_ovf: 1;
uint32_t hstimer1_ovf: 1;
uint32_t hstimer2_ovf: 1;
uint32_t hstimer3_ovf: 1;
uint32_t lstimer0_ovf: 1;
uint32_t lstimer1_ovf: 1;
uint32_t lstimer2_ovf: 1;
uint32_t lstimer3_ovf: 1;
uint32_t duty_chng_end_hsch0: 1;
uint32_t duty_chng_end_hsch1: 1;
uint32_t duty_chng_end_hsch2: 1;
uint32_t duty_chng_end_hsch3: 1;
uint32_t duty_chng_end_hsch4: 1;
uint32_t duty_chng_end_hsch5: 1;
uint32_t duty_chng_end_hsch6: 1;
uint32_t duty_chng_end_hsch7: 1;
uint32_t duty_chng_end_lsch0: 1;
uint32_t duty_chng_end_lsch1: 1;
uint32_t duty_chng_end_lsch2: 1;
uint32_t duty_chng_end_lsch3: 1;
uint32_t duty_chng_end_lsch4: 1;
uint32_t duty_chng_end_lsch5: 1;
uint32_t duty_chng_end_lsch6: 1;
uint32_t duty_chng_end_lsch7: 1;
uint32_t reserved24: 8;
};
uint32_t val;
}
Related Functions
Found 32 other functions taking a ledc_dev_s
argument:
Function
Description
Get timer index of the specified channel
Get LEDC duty resolution
Set the output enable
Set fade end interrupt enable
Resume LEDC timer
Set LEDC timer clock divider
Get LEDC timer clock divider
Set LEDC timer clock source
Get LEDC timer clock source
Function to set fade parameters all-in-one
Set LEDC hpoint value
Get LEDC hpoint value
Set LEDC the integer part of duty value
Get LEDC duty value
Enable LEDC function clock
Set LEDC low speed timer clock
Get LEDC low speed timer clock
Update LEDC low speed timer
Reset LEDC timer
Pause LEDC timer
Set LEDC duty resolution
Get LEDC max duty
Update channel configure when select low speed mode
Set the duty start
Set output idle level
Get fade end interrupt status
Clear fade end interrupt status
Set timer index of the specified channel
Set the number of increased or decreased times
Set the duty cycles of increase or decrease
Set the step scale of increase or decrease
Set LEDC duty change direction
References
Code
Location
Scope
Referrer
Instances
Instance
Scope
Location
Project