ESP-IDF
Select one of the symbols to view example projects that use it.
 
Outline
#include "esp_attr.h"
#include <stdint.h>
#include "freertos/FreeRTOS.h"
#include "freertos/semphr.h"
#include "hal/regi2c_ctrl.h"
#include "hal/regi2c_ctrl_ll.h"
#include "esp_hw_log.h"
#include "soc/soc_caps.h"
mux
TAG
regi2c_ctrl_read_reg(uint8_t, uint8_t, uint8_t)
regi2c_ctrl_read_reg_mask(uint8_t, uint8_t, uint8_t, uint8_t, uint8_t)
regi2c_ctrl_write_reg(uint8_t, uint8_t, uint8_t, uint8_t)
regi2c_ctrl_write_reg_mask(uint8_t, uint8_t, uint8_t, uint8_t, uint8_t, uint8_t)
regi2c_enter_critical()
regi2c_exit_critical()
#include "soc/regi2c_saradc.h"
s_i2c_saradc_enable_cnt
regi2c_saradc_enable()
regi2c_saradc_disable()
#include "soc/regi2c_saradc.h"
Files
loading...
SourceVuESP-IDF Framework and ExamplesESP-IDFcomponents/esp_hw_support/regi2c_ctrl.c
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
/* * SPDX-FileCopyrightText: 2020-2024 Espressif Systems (Shanghai) CO LTD * * SPDX-License-Identifier: Apache-2.0 *//* ... */ #include "esp_attr.h" #include <stdint.h> #include "freertos/FreeRTOS.h" #include "freertos/semphr.h" #include "hal/regi2c_ctrl.h" #include "hal/regi2c_ctrl_ll.h" #include "esp_hw_log.h" #include "soc/soc_caps.h"8 includes static portMUX_TYPE mux = portMUX_INITIALIZER_UNLOCKED; static DRAM_ATTR __attribute__((unused)) const char *TAG = "REGI2C"; uint8_t IRAM_ATTR regi2c_ctrl_read_reg(uint8_t block, uint8_t host_id, uint8_t reg_add) { portENTER_CRITICAL_SAFE(&mux); uint8_t value = regi2c_read_reg_raw(block, host_id, reg_add); portEXIT_CRITICAL_SAFE(&mux); return value; }{ ... } uint8_t IRAM_ATTR regi2c_ctrl_read_reg_mask(uint8_t block, uint8_t host_id, uint8_t reg_add, uint8_t msb, uint8_t lsb) { portENTER_CRITICAL_SAFE(&mux); uint8_t value = regi2c_read_reg_mask_raw(block, host_id, reg_add, msb, lsb); portEXIT_CRITICAL_SAFE(&mux); return value; }{ ... } void IRAM_ATTR regi2c_ctrl_write_reg(uint8_t block, uint8_t host_id, uint8_t reg_add, uint8_t data) { portENTER_CRITICAL_SAFE(&mux); regi2c_write_reg_raw(block, host_id, reg_add, data); portEXIT_CRITICAL_SAFE(&mux); }{ ... } void IRAM_ATTR regi2c_ctrl_write_reg_mask(uint8_t block, uint8_t host_id, uint8_t reg_add, uint8_t msb, uint8_t lsb, uint8_t data) { portENTER_CRITICAL_SAFE(&mux); regi2c_write_reg_mask_raw(block, host_id, reg_add, msb, lsb, data); portEXIT_CRITICAL_SAFE(&mux); }{ ... } void IRAM_ATTR regi2c_enter_critical(void) { portENTER_CRITICAL_SAFE(&mux); }{ ... } void IRAM_ATTR regi2c_exit_critical(void) { portEXIT_CRITICAL_SAFE(&mux); }{ ... } /** * Restore regi2c analog calibration related configuration registers. * This is a workaround, and is fixed on later chips *//* ... */ #if REGI2C_ANA_CALI_PD_WORKAROUND #include "soc/regi2c_saradc.h" static DRAM_ATTR uint8_t reg_val[REGI2C_ANA_CALI_BYTE_NUM]; void IRAM_ATTR regi2c_analog_cali_reg_read(void) { for (int i = 0; i < REGI2C_ANA_CALI_BYTE_NUM; i++) { reg_val[i] = regi2c_ctrl_read_reg(I2C_SAR_ADC, I2C_SAR_ADC_HOSTID, i); }{...} }{...} void IRAM_ATTR regi2c_analog_cali_reg_write(void) { for (int i = 0; i < REGI2C_ANA_CALI_BYTE_NUM; i++) { regi2c_ctrl_write_reg(I2C_SAR_ADC, I2C_SAR_ADC_HOSTID, i, reg_val[i]); }{...} }{...} /* ... */#endif //#if ADC_CALI_PD_WORKAROUND /** * REGI2C_SARADC reference count *//* ... */ static int s_i2c_saradc_enable_cnt; void regi2c_saradc_enable(void) { regi2c_enter_critical(); s_i2c_saradc_enable_cnt++; if (s_i2c_saradc_enable_cnt == 1) { regi2c_ctrl_ll_i2c_saradc_enable(); }{...} regi2c_exit_critical(); }{ ... } void regi2c_saradc_disable(void) { regi2c_enter_critical(); s_i2c_saradc_enable_cnt--; if (s_i2c_saradc_enable_cnt < 0){ regi2c_exit_critical(); ESP_HW_LOGE(TAG, "REGI2C_SARADC is already disabled"); }{...} else if (s_i2c_saradc_enable_cnt == 0) { regi2c_ctrl_ll_i2c_saradc_disable(); }{...} regi2c_exit_critical(); }{ ... } #if SOC_TEMPERATURE_SENSOR_SUPPORT_SLEEP_RETENTION #include "soc/regi2c_saradc.h" static DRAM_ATTR uint8_t dac_offset_regi2c; void IRAM_ATTR regi2c_tsens_reg_read(void) { dac_offset_regi2c = REGI2C_READ_MASK(I2C_SAR_ADC, I2C_SARADC_TSENS_DAC); }{...} void IRAM_ATTR regi2c_tsens_reg_write(void) { REGI2C_WRITE_MASK(I2C_SAR_ADC, I2C_SARADC_TSENS_DAC, dac_offset_regi2c); }{...} /* ... */ #endif
Details
Show:
from
Types: Columns: