Select one of the symbols to view example projects that use it.
 
Outline
#include "config.h"
#include "jtag/interface.h"
#include "breakpoints.h"
#include "cortex_m.h"
#include "target_request.h"
#include "target_type.h"
#include "arm_adi_v5.h"
#include "arm_disassembler.h"
#include "register.h"
#include "arm_opcodes.h"
#include "arm_semihosting.h"
#include "smp.h"
#include <helper/nvp.h>
#include <helper/time_support.h>
#include <rtt/rtt.h>
#define DHCSR_S_REGRDY_TIMEOUT
cortex_m_parts
cortex_m_cumulate_dhcsr_sticky(struct cortex_m_common *, uint32_t)
cortex_m_read_dhcsr_atomic_sticky(struct target *)
cortex_m_load_core_reg_u32(struct target *, uint32_t, uint32_t *)
cortex_m_slow_read_all_regs(struct target *)
cortex_m_queue_reg_read(struct target *, uint32_t, uint32_t *, uint32_t *)
cortex_m_fast_read_all_regs(struct target *)
cortex_m_store_core_reg_u32(struct target *, uint32_t, uint32_t)
cortex_m_write_debug_halt_mask(struct target *, uint32_t, uint32_t)
cortex_m_set_maskints(struct target *, bool)
cortex_m_set_maskints_for_halt(struct target *)
cortex_m_set_maskints_for_run(struct target *)
cortex_m_set_maskints_for_step(struct target *)
cortex_m_clear_halt(struct target *)
cortex_m_single_step_core(struct target *)
cortex_m_enable_fpb(struct target *)
cortex_m_endreset_event(struct target *)
cortex_m_examine_debug_reason(struct target *)
cortex_m_examine_exception_reason(struct target *)
cortex_m_erratum_check_breakpoint(struct target *)
cortex_m_debug_entry(struct target *)
cortex_m_poll_one(struct target *)
cortex_m_smp_halt_all(struct list_head *)
cortex_m_smp_post_halt_poll(struct list_head *)
cortex_m_poll_smp(struct list_head *)
cortex_m_poll(struct target *)
cortex_m_halt_one(struct target *)
cortex_m_halt(struct target *)
cortex_m_soft_reset_halt(struct target *)
cortex_m_enable_breakpoints(struct target *)
cortex_m_restore_one(struct target *, bool, target_addr_t *, bool, bool)
cortex_m_restart_one(struct target *, bool)
cortex_m_restore_smp(struct target *, bool)
cortex_m_resume(struct target *, int, target_addr_t, int, int)
cortex_m_step(struct target *, int, target_addr_t, int)
DM_AP_REGISTER
dap_lpc55sx_start_debug_session(struct adiv5_dap *)
cortex_m_reset_lpc55sx_using_dm_ap(struct target *)
cortex_m_reset_lpc55sx(struct target *)
cortex_m_assert_reset(struct target *)
cortex_m_deassert_reset(struct target *)
cortex_m_set_breakpoint(struct target *, struct breakpoint *)
cortex_m_unset_breakpoint(struct target *, struct breakpoint *)
cortex_m_add_breakpoint(struct target *, struct breakpoint *)
cortex_m_remove_breakpoint(struct target *, struct breakpoint *)
cortex_m_set_watchpoint(struct target *, struct watchpoint *)
cortex_m_unset_watchpoint(struct target *, struct watchpoint *)
cortex_m_add_watchpoint(struct target *, struct watchpoint *)
cortex_m_remove_watchpoint(struct target *, struct watchpoint *)
cortex_m_hit_watchpoint(struct target *, struct watchpoint **)
cortex_m_enable_watchpoints(struct target *)
cortex_m_read_memory(struct target *, target_addr_t, uint32_t, uint32_t, uint8_t *)
cortex_m_write_memory(struct target *, target_addr_t, uint32_t, uint32_t, const uint8_t *)
cortex_m_init_target(struct command_context *, struct target *)
cortex_m_deinit_target(struct target *)
cortex_m_profiling(struct target *, uint32_t *, uint32_t, uint32_t *, uint32_t)
dwt_reg_state
cortex_m_dwt_get_reg(struct reg *)
cortex_m_dwt_set_reg(struct reg *, uint8_t *)
dwt_reg
dwt_base_regs
dwt_comp
dwt_reg_type
cortex_m_dwt_addreg(struct target *, struct reg *, const struct dwt_reg *)
cortex_m_dwt_setup(struct cortex_m_common *, struct target *)
cortex_m_dwt_free(struct target *)
cortex_m_has_tz(struct target *)
#define MVFR0
#define MVFR0_SP_MASK
#define MVFR0_SP
#define MVFR0_DP_MASK
#define MVFR0_DP
#define MVFR1
#define MVFR1_MVE_MASK
#define MVFR1_MVE_I
#define MVFR1_MVE_F
cortex_m_find_mem_ap(struct adiv5_dap *, struct adiv5_ap **)
cortex_m_examine(struct target *)
cortex_m_dcc_read(struct target *, uint8_t *, uint8_t *)
cortex_m_target_request_data(struct target *, uint32_t, uint8_t *)
cortex_m_handle_target_request(void *)
cortex_m_init_arch_info(struct target *, struct cortex_m_common *, struct adiv5_dap *)
cortex_m_target_create(struct target *, Jim_Interp *)
cortex_m_verify_pointer(struct command_invocation *, struct cortex_m_common *)
handle_cortex_m_vector_catch_command(struct command_invocation *)
handle_cortex_m_mask_interrupts_command(struct command_invocation *)
handle_cortex_m_reset_config_command(struct command_invocation *)
cortex_m_exec_command_handlers
cortex_m_command_handlers
cortexm_target
Files
loading...
SourceVuDevelopment ToolsOpenOCDsrc/target/cortex_m.c
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
// SPDX-License-Identifier: GPL-2.0-or-later /*************************************************************************** * Copyright (C) 2005 by Dominic Rath * * Dominic.Rath@gmx.de * * * * Copyright (C) 2006 by Magnus Lundin * * lundin@mlu.mine.nu * * * * Copyright (C) 2008 by Spencer Oliver * * spen@spen-soft.co.uk * * * * * * Cortex-M3(tm) TRM, ARM DDI 0337E (r1p1) and 0337G (r2p0) * * * ***************************************************************************//* ... */ #ifdef HAVE_CONFIG_H #include "config.h" #endif #include "jtag/interface.h" #include "breakpoints.h" #include "cortex_m.h" #include "target_request.h" #include "target_type.h" #include "arm_adi_v5.h" #include "arm_disassembler.h" #include "register.h" #include "arm_opcodes.h" #include "arm_semihosting.h" #include "smp.h" #include <helper/nvp.h> #include <helper/time_support.h> #include <rtt/rtt.h> 14 includes /* NOTE: most of this should work fine for the Cortex-M1 and * Cortex-M0 cores too, although they're ARMv6-M not ARMv7-M. * Some differences: M0/M1 doesn't have FPB remapping or the * DWT tracing/profiling support. (So the cycle counter will * not be usable; the other stuff isn't currently used here.) * * Although there are some workarounds for errata seen only in r0p0 * silicon, such old parts are hard to find and thus not much tested * any longer. *//* ... */ /* Timeout for register r/w */ #define DHCSR_S_REGRDY_TIMEOUT (500) /* Supported Cortex-M Cores */ static const struct cortex_m_part_info cortex_m_parts[] = { { .impl_part = CORTEX_M0_PARTNO, .name = "Cortex-M0", .arch = ARM_ARCH_V6M, ...}, { .impl_part = CORTEX_M0P_PARTNO, .name = "Cortex-M0+", .arch = ARM_ARCH_V6M, ...}, { .impl_part = CORTEX_M1_PARTNO, .name = "Cortex-M1", .arch = ARM_ARCH_V6M, ...}, { .impl_part = CORTEX_M3_PARTNO, .name = "Cortex-M3", .arch = ARM_ARCH_V7M, .flags = CORTEX_M_F_TAR_AUTOINCR_BLOCK_4K, ...}, { .impl_part = CORTEX_M4_PARTNO, .name = "Cortex-M4", .arch = ARM_ARCH_V7M, .flags = CORTEX_M_F_HAS_FPV4 | CORTEX_M_F_TAR_AUTOINCR_BLOCK_4K, ...}, { .impl_part = CORTEX_M7_PARTNO, .name = "Cortex-M7", .arch = ARM_ARCH_V7M, .flags = CORTEX_M_F_HAS_FPV5, ...}, { .impl_part = CORTEX_M23_PARTNO, .name = "Cortex-M23", .arch = ARM_ARCH_V8M, ...}, { .impl_part = CORTEX_M33_PARTNO, .name = "Cortex-M33", .arch = ARM_ARCH_V8M, .flags = CORTEX_M_F_HAS_FPV5, ...}, { .impl_part = CORTEX_M35P_PARTNO, .name = "Cortex-M35P", .arch = ARM_ARCH_V8M, .flags = CORTEX_M_F_HAS_FPV5, ...}, { .impl_part = CORTEX_M52_PARTNO, .name = "Cortex-M52", .arch = ARM_ARCH_V8M, .flags = CORTEX_M_F_HAS_FPV5, ...}, { .impl_part = CORTEX_M55_PARTNO, .name = "Cortex-M55", .arch = ARM_ARCH_V8M, .flags = CORTEX_M_F_HAS_FPV5, ...}, { .impl_part = CORTEX_M85_PARTNO, .name = "Cortex-M85", .arch = ARM_ARCH_V8M, .flags = CORTEX_M_F_HAS_FPV5, ...}, { .impl_part = STAR_MC1_PARTNO, .name = "STAR-MC1", .arch = ARM_ARCH_V8M, .flags = CORTEX_M_F_HAS_FPV5, ...}, { .impl_part = INFINEON_SLX2_PARTNO, .name = "Infineon-SLx2", .arch = ARM_ARCH_V8M, ...}, { .impl_part = REALTEK_M200_PARTNO, .name = "Real-M200 (KM0)", .arch = ARM_ARCH_V8M, ...}, { .impl_part = REALTEK_M300_PARTNO, .name = "Real-M300 (KM4)", .arch = ARM_ARCH_V8M, .flags = CORTEX_M_F_HAS_FPV5, ...}, ...}; /* forward declarations */ static int cortex_m_store_core_reg_u32(struct target *target, uint32_t num, uint32_t value); static void cortex_m_dwt_free(struct target *target); /** DCB DHCSR register contains S_RETIRE_ST and S_RESET_ST bits cleared * on a read. Call this helper function each time DHCSR is read * to preserve S_RESET_ST state in case of a reset event was detected. *//* ... */ static inline void cortex_m_cumulate_dhcsr_sticky(struct cortex_m_common *cortex_m, uint32_t dhcsr) { cortex_m->dcb_dhcsr_cumulated_sticky |= dhcsr; }{ ... } /** Read DCB DHCSR register to cortex_m->dcb_dhcsr and cumulate * sticky bits in cortex_m->dcb_dhcsr_cumulated_sticky *//* ... */ static int cortex_m_read_dhcsr_atomic_sticky(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = target_to_armv7m(target); int retval = mem_ap_read_atomic_u32(armv7m->debug_ap, DCB_DHCSR, &cortex_m->dcb_dhcsr); if (retval != ERROR_OK) return retval; cortex_m_cumulate_dhcsr_sticky(cortex_m, cortex_m->dcb_dhcsr); return ERROR_OK; }{ ... } static int cortex_m_load_core_reg_u32(struct target *target, uint32_t regsel, uint32_t *value) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = target_to_armv7m(target); int retval; uint32_t dcrdr, tmp_value; int64_t then; /* because the DCB_DCRDR is used for the emulated dcc channel * we have to save/restore the DCB_DCRDR when used *//* ... */ if (target->dbg_msg_enabled) { retval = mem_ap_read_u32(armv7m->debug_ap, DCB_DCRDR, &dcrdr); if (retval != ERROR_OK) return retval; }if (target->dbg_msg_enabled) { ... } retval = mem_ap_write_u32(armv7m->debug_ap, DCB_DCRSR, regsel); if (retval != ERROR_OK) return retval; /* check if value from register is ready and pre-read it */ then = timeval_ms(); while (1) { retval = mem_ap_read_u32(armv7m->debug_ap, DCB_DHCSR, &cortex_m->dcb_dhcsr); if (retval != ERROR_OK) return retval; retval = mem_ap_read_atomic_u32(armv7m->debug_ap, DCB_DCRDR, &tmp_value); if (retval != ERROR_OK) return retval; cortex_m_cumulate_dhcsr_sticky(cortex_m, cortex_m->dcb_dhcsr); if (cortex_m->dcb_dhcsr & S_REGRDY) break; cortex_m->slow_register_read = true; /* Polling (still) needed. */ if (timeval_ms() > then + DHCSR_S_REGRDY_TIMEOUT) { LOG_TARGET_ERROR(target, "Timeout waiting for DCRDR transfer ready"); return ERROR_TIMEOUT_REACHED; }if (timeval_ms() > then + DHCSR_S_REGRDY_TIMEOUT) { ... } keep_alive(); }while (1) { ... } *value = tmp_value; if (target->dbg_msg_enabled) { /* restore DCB_DCRDR - this needs to be in a separate * transaction otherwise the emulated DCC channel breaks *//* ... */ if (retval == ERROR_OK) retval = mem_ap_write_atomic_u32(armv7m->debug_ap, DCB_DCRDR, dcrdr); }if (target->dbg_msg_enabled) { ... } return retval; }{ ... } static int cortex_m_slow_read_all_regs(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = target_to_armv7m(target); const unsigned int num_regs = armv7m->arm.core_cache->num_regs; /* Opportunistically restore fast read, it'll revert to slow * if any register needed polling in cortex_m_load_core_reg_u32(). *//* ... */ cortex_m->slow_register_read = false; for (unsigned int reg_id = 0; reg_id < num_regs; reg_id++) { struct reg *r = &armv7m->arm.core_cache->reg_list[reg_id]; if (r->exist) { int retval = armv7m->arm.read_core_reg(target, r, reg_id, ARM_MODE_ANY); if (retval != ERROR_OK) return retval; }if (r->exist) { ... } }for (unsigned int reg_id = 0; reg_id < num_regs; reg_id++) { ... } if (!cortex_m->slow_register_read) LOG_TARGET_DEBUG(target, "Switching back to fast register reads"); return ERROR_OK; }{ ... } static int cortex_m_queue_reg_read(struct target *target, uint32_t regsel, uint32_t *reg_value, uint32_t *dhcsr) { struct armv7m_common *armv7m = target_to_armv7m(target); int retval; retval = mem_ap_write_u32(armv7m->debug_ap, DCB_DCRSR, regsel); if (retval != ERROR_OK) return retval; retval = mem_ap_read_u32(armv7m->debug_ap, DCB_DHCSR, dhcsr); if (retval != ERROR_OK) return retval; return mem_ap_read_u32(armv7m->debug_ap, DCB_DCRDR, reg_value); }{ ... } static int cortex_m_fast_read_all_regs(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = target_to_armv7m(target); int retval; uint32_t dcrdr; /* because the DCB_DCRDR is used for the emulated dcc channel * we have to save/restore the DCB_DCRDR when used *//* ... */ bool dbg_msg_enabled = target->dbg_msg_enabled; if (dbg_msg_enabled) { retval = mem_ap_read_u32(armv7m->debug_ap, DCB_DCRDR, &dcrdr); if (retval != ERROR_OK) return retval; }if (dbg_msg_enabled) { ... } const unsigned int num_regs = armv7m->arm.core_cache->num_regs; const unsigned int n_r32 = ARMV7M_LAST_REG - ARMV7M_CORE_FIRST_REG + 1 + ARMV7M_FPU_LAST_REG - ARMV7M_FPU_FIRST_REG + 1; /* we need one 32-bit word for each register except FP D0..D15, which * need two words *//* ... */ uint32_t r_vals[n_r32]; uint32_t dhcsr[n_r32]; unsigned int wi = 0; /* write index to r_vals and dhcsr arrays */ unsigned int reg_id; /* register index in the reg_list, ARMV7M_R0... */ for (reg_id = 0; reg_id < num_regs; reg_id++) { struct reg *r = &armv7m->arm.core_cache->reg_list[reg_id]; if (!r->exist) continue; /* skip non existent registers */ if (r->size <= 8) { /* Any 8-bit or shorter register is unpacked from a 32-bit * container register. Skip it now. *//* ... */ continue; }if (r->size <= 8) { ... } uint32_t regsel = armv7m_map_id_to_regsel(reg_id); retval = cortex_m_queue_reg_read(target, regsel, &r_vals[wi], &dhcsr[wi]); if (retval != ERROR_OK) return retval; wi++; assert(r->size == 32 || r->size == 64); if (r->size == 32) continue; /* done with 32-bit register */ assert(reg_id >= ARMV7M_FPU_FIRST_REG && reg_id <= ARMV7M_FPU_LAST_REG); /* the odd part of FP register (S1, S3...) */ retval = cortex_m_queue_reg_read(target, regsel + 1, &r_vals[wi], &dhcsr[wi]); if (retval != ERROR_OK) return retval; wi++; }for (reg_id = 0; reg_id < num_regs; reg_id++) { ... } assert(wi <= n_r32); retval = dap_run(armv7m->debug_ap->dap); if (retval != ERROR_OK) return retval; if (dbg_msg_enabled) { /* restore DCB_DCRDR - this needs to be in a separate * transaction otherwise the emulated DCC channel breaks *//* ... */ retval = mem_ap_write_atomic_u32(armv7m->debug_ap, DCB_DCRDR, dcrdr); if (retval != ERROR_OK) return retval; }if (dbg_msg_enabled) { ... } bool not_ready = false; for (unsigned int i = 0; i < wi; i++) { if ((dhcsr[i] & S_REGRDY) == 0) { not_ready = true; LOG_TARGET_DEBUG(target, "Register %u was not ready during fast read", i); }if ((dhcsr[i] & S_REGRDY) == 0) { ... } cortex_m_cumulate_dhcsr_sticky(cortex_m, dhcsr[i]); }for (unsigned int i = 0; i < wi; i++) { ... } if (not_ready) { /* Any register was not ready, * fall back to slow read with S_REGRDY polling *//* ... */ return ERROR_TIMEOUT_REACHED; }if (not_ready) { ... } LOG_TARGET_DEBUG(target, "read %u 32-bit registers", wi); unsigned int ri = 0; /* read index from r_vals array */ for (reg_id = 0; reg_id < num_regs; reg_id++) { struct reg *r = &armv7m->arm.core_cache->reg_list[reg_id]; if (!r->exist) continue; /* skip non existent registers */ r->dirty = false; unsigned int reg32_id; uint32_t offset; if (armv7m_map_reg_packing(reg_id, &reg32_id, &offset)) { /* Unpack a partial register from 32-bit container register */ struct reg *r32 = &armv7m->arm.core_cache->reg_list[reg32_id]; /* The container register ought to precede all regs unpacked * from it in the reg_list. So the value should be ready * to unpack *//* ... */ assert(r32->valid); buf_cpy(r32->value + offset, r->value, r->size); }if (armv7m_map_reg_packing(reg_id, ®32_id, &offset)) { ... } else { assert(r->size == 32 || r->size == 64); buf_set_u32(r->value, 0, 32, r_vals[ri++]); if (r->size == 64) { assert(reg_id >= ARMV7M_FPU_FIRST_REG && reg_id <= ARMV7M_FPU_LAST_REG); /* the odd part of FP register (S1, S3...) */ buf_set_u32(r->value + 4, 0, 32, r_vals[ri++]); }if (r->size == 64) { ... } }else { ... } r->valid = true; }for (reg_id = 0; reg_id < num_regs; reg_id++) { ... } assert(ri == wi); return retval; }{ ... } static int cortex_m_store_core_reg_u32(struct target *target, uint32_t regsel, uint32_t value) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = target_to_armv7m(target); int retval; uint32_t dcrdr; int64_t then; /* because the DCB_DCRDR is used for the emulated dcc channel * we have to save/restore the DCB_DCRDR when used *//* ... */ if (target->dbg_msg_enabled) { retval = mem_ap_read_u32(armv7m->debug_ap, DCB_DCRDR, &dcrdr); if (retval != ERROR_OK) return retval; }if (target->dbg_msg_enabled) { ... } retval = mem_ap_write_u32(armv7m->debug_ap, DCB_DCRDR, value); if (retval != ERROR_OK) return retval; retval = mem_ap_write_u32(armv7m->debug_ap, DCB_DCRSR, regsel | DCRSR_WNR); if (retval != ERROR_OK) return retval; /* check if value is written into register */ then = timeval_ms(); while (1) { retval = cortex_m_read_dhcsr_atomic_sticky(target); if (retval != ERROR_OK) return retval; if (cortex_m->dcb_dhcsr & S_REGRDY) break; if (timeval_ms() > then + DHCSR_S_REGRDY_TIMEOUT) { LOG_TARGET_ERROR(target, "Timeout waiting for DCRDR transfer ready"); return ERROR_TIMEOUT_REACHED; }if (timeval_ms() > then + DHCSR_S_REGRDY_TIMEOUT) { ... } keep_alive(); }while (1) { ... } if (target->dbg_msg_enabled) { /* restore DCB_DCRDR - this needs to be in a separate * transaction otherwise the emulated DCC channel breaks *//* ... */ if (retval == ERROR_OK) retval = mem_ap_write_atomic_u32(armv7m->debug_ap, DCB_DCRDR, dcrdr); }if (target->dbg_msg_enabled) { ... } return retval; }{ ... } static int cortex_m_write_debug_halt_mask(struct target *target, uint32_t mask_on, uint32_t mask_off) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; /* mask off status bits */ cortex_m->dcb_dhcsr &= ~((0xFFFFul << 16) | mask_off); /* create new register mask */ cortex_m->dcb_dhcsr |= DBGKEY | C_DEBUGEN | mask_on; return mem_ap_write_atomic_u32(armv7m->debug_ap, DCB_DHCSR, cortex_m->dcb_dhcsr); }{ ... } static int cortex_m_set_maskints(struct target *target, bool mask) { struct cortex_m_common *cortex_m = target_to_cm(target); if (!!(cortex_m->dcb_dhcsr & C_MASKINTS) != mask) return cortex_m_write_debug_halt_mask(target, mask ? C_MASKINTS : 0, mask ? 0 : C_MASKINTS); else return ERROR_OK; }{ ... } static int cortex_m_set_maskints_for_halt(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); switch (cortex_m->isrmasking_mode) { case CORTEX_M_ISRMASK_AUTO: /* interrupts taken at resume, whether for step or run -> no mask */ return cortex_m_set_maskints(target, false); case CORTEX_M_ISRMASK_AUTO: case CORTEX_M_ISRMASK_OFF: /* interrupts never masked */ return cortex_m_set_maskints(target, false); case CORTEX_M_ISRMASK_OFF: case CORTEX_M_ISRMASK_ON: /* interrupts always masked */ return cortex_m_set_maskints(target, true); case CORTEX_M_ISRMASK_ON: case CORTEX_M_ISRMASK_STEPONLY: /* interrupts masked for single step only -> mask now if MASKINTS * erratum, otherwise only mask before stepping *//* ... */ return cortex_m_set_maskints(target, cortex_m->maskints_erratum);case CORTEX_M_ISRMASK_STEPONLY: }switch (cortex_m->isrmasking_mode) { ... } return ERROR_OK; }{ ... } static int cortex_m_set_maskints_for_run(struct target *target) { switch (target_to_cm(target)->isrmasking_mode) { case CORTEX_M_ISRMASK_AUTO: /* interrupts taken at resume, whether for step or run -> no mask */ return cortex_m_set_maskints(target, false); case CORTEX_M_ISRMASK_AUTO: case CORTEX_M_ISRMASK_OFF: /* interrupts never masked */ return cortex_m_set_maskints(target, false); case CORTEX_M_ISRMASK_OFF: case CORTEX_M_ISRMASK_ON: /* interrupts always masked */ return cortex_m_set_maskints(target, true); case CORTEX_M_ISRMASK_ON: case CORTEX_M_ISRMASK_STEPONLY: /* interrupts masked for single step only -> no mask */ return cortex_m_set_maskints(target, false);case CORTEX_M_ISRMASK_STEPONLY: }switch (target_to_cm(target)->isrmasking_mode) { ... } return ERROR_OK; }{ ... } static int cortex_m_set_maskints_for_step(struct target *target) { switch (target_to_cm(target)->isrmasking_mode) { case CORTEX_M_ISRMASK_AUTO: /* the auto-interrupt should already be done -> mask */ return cortex_m_set_maskints(target, true); case CORTEX_M_ISRMASK_AUTO: case CORTEX_M_ISRMASK_OFF: /* interrupts never masked */ return cortex_m_set_maskints(target, false); case CORTEX_M_ISRMASK_OFF: case CORTEX_M_ISRMASK_ON: /* interrupts always masked */ return cortex_m_set_maskints(target, true); case CORTEX_M_ISRMASK_ON: case CORTEX_M_ISRMASK_STEPONLY: /* interrupts masked for single step only -> mask */ return cortex_m_set_maskints(target, true);case CORTEX_M_ISRMASK_STEPONLY: }switch (target_to_cm(target)->isrmasking_mode) { ... } return ERROR_OK; }{ ... } static int cortex_m_clear_halt(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; int retval; /* clear step if any */ cortex_m_write_debug_halt_mask(target, C_HALT, C_STEP); /* Read Debug Fault Status Register */ retval = mem_ap_read_atomic_u32(armv7m->debug_ap, NVIC_DFSR, &cortex_m->nvic_dfsr); if (retval != ERROR_OK) return retval; /* Clear Debug Fault Status */ retval = mem_ap_write_atomic_u32(armv7m->debug_ap, NVIC_DFSR, cortex_m->nvic_dfsr); if (retval != ERROR_OK) return retval; LOG_TARGET_DEBUG(target, "NVIC_DFSR 0x%" PRIx32 "", cortex_m->nvic_dfsr); return ERROR_OK; }{ ... } static int cortex_m_single_step_core(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); int retval; /* Mask interrupts before clearing halt, if not done already. This avoids * Erratum 377497 (fixed in r1p0) where setting MASKINTS while clearing * HALT can put the core into an unknown state. *//* ... */ if (!(cortex_m->dcb_dhcsr & C_MASKINTS)) { retval = cortex_m_write_debug_halt_mask(target, C_MASKINTS, 0); if (retval != ERROR_OK) return retval; }if (!(cortex_m->dcb_dhcsr & C_MASKINTS)) { ... } retval = cortex_m_write_debug_halt_mask(target, C_STEP, C_HALT); if (retval != ERROR_OK) return retval; LOG_TARGET_DEBUG(target, "single step"); /* restore dhcsr reg */ cortex_m_clear_halt(target); return ERROR_OK; }{ ... } static int cortex_m_enable_fpb(struct target *target) { int retval = target_write_u32(target, FP_CTRL, 3); if (retval != ERROR_OK) return retval; /* check the fpb is actually enabled */ uint32_t fpctrl; retval = target_read_u32(target, FP_CTRL, &fpctrl); if (retval != ERROR_OK) return retval; if (fpctrl & 1) return ERROR_OK; return ERROR_FAIL; }{ ... } static int cortex_m_endreset_event(struct target *target) { int retval; uint32_t dcb_demcr; struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; struct adiv5_dap *swjdp = cortex_m->armv7m.arm.dap; struct cortex_m_fp_comparator *fp_list = cortex_m->fp_comparator_list; struct cortex_m_dwt_comparator *dwt_list = cortex_m->dwt_comparator_list; /* REVISIT The four debug monitor bits are currently ignored... */ retval = mem_ap_read_atomic_u32(armv7m->debug_ap, DCB_DEMCR, &dcb_demcr); if (retval != ERROR_OK) return retval; LOG_TARGET_DEBUG(target, "DCB_DEMCR = 0x%8.8" PRIx32 "", dcb_demcr); /* this register is used for emulated dcc channel */ retval = mem_ap_write_u32(armv7m->debug_ap, DCB_DCRDR, 0); if (retval != ERROR_OK) return retval; retval = cortex_m_read_dhcsr_atomic_sticky(target); if (retval != ERROR_OK) return retval; if (!(cortex_m->dcb_dhcsr & C_DEBUGEN)) { /* Enable debug requests */ retval = cortex_m_write_debug_halt_mask(target, 0, C_HALT | C_STEP | C_MASKINTS); if (retval != ERROR_OK) return retval; }if (!(cortex_m->dcb_dhcsr & C_DEBUGEN)) { ... } /* Restore proper interrupt masking setting for running CPU. */ cortex_m_set_maskints_for_run(target); /* Enable features controlled by ITM and DWT blocks, and catch only * the vectors we were told to pay attention to. * * Target firmware is responsible for all fault handling policy * choices *EXCEPT* explicitly scripted overrides like "vector_catch" * or manual updates to the NVIC SHCSR and CCR registers. *//* ... */ retval = mem_ap_write_u32(armv7m->debug_ap, DCB_DEMCR, TRCENA | armv7m->demcr); if (retval != ERROR_OK) return retval; /* Paranoia: evidently some (early?) chips don't preserve all the * debug state (including FPB, DWT, etc) across reset... *//* ... */ /* Enable FPB */ retval = cortex_m_enable_fpb(target); if (retval != ERROR_OK) { LOG_TARGET_ERROR(target, "Failed to enable the FPB"); return retval; }if (retval != ERROR_OK) { ... } cortex_m->fpb_enabled = true; /* Restore FPB registers */ for (unsigned int i = 0; i < cortex_m->fp_num_code + cortex_m->fp_num_lit; i++) { retval = target_write_u32(target, fp_list[i].fpcr_address, fp_list[i].fpcr_value); if (retval != ERROR_OK) return retval; }for (unsigned int i = 0; i < cortex_m->fp_num_code + cortex_m->fp_num_lit; i++) { ... } /* Restore DWT registers */ for (unsigned int i = 0; i < cortex_m->dwt_num_comp; i++) { retval = target_write_u32(target, dwt_list[i].dwt_comparator_address + 0, dwt_list[i].comp); if (retval != ERROR_OK) return retval; retval = target_write_u32(target, dwt_list[i].dwt_comparator_address + 4, dwt_list[i].mask); if (retval != ERROR_OK) return retval; retval = target_write_u32(target, dwt_list[i].dwt_comparator_address + 8, dwt_list[i].function); if (retval != ERROR_OK) return retval; }for (unsigned int i = 0; i < cortex_m->dwt_num_comp; i++) { ... } retval = dap_run(swjdp); if (retval != ERROR_OK) return retval; register_cache_invalidate(armv7m->arm.core_cache); /* TODO: invalidate also working areas (needed in the case of detected reset). * Doing so will require flash drivers to test if working area * is still valid in all target algo calling loops. *//* ... */ /* make sure we have latest dhcsr flags */ retval = cortex_m_read_dhcsr_atomic_sticky(target); if (retval != ERROR_OK) return retval; return retval; }{ ... } static int cortex_m_examine_debug_reason(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); /* THIS IS NOT GOOD, TODO - better logic for detection of debug state reason * only check the debug reason if we don't know it already *//* ... */ if ((target->debug_reason != DBG_REASON_DBGRQ) && (target->debug_reason != DBG_REASON_SINGLESTEP)) { if (cortex_m->nvic_dfsr & DFSR_BKPT) { target->debug_reason = DBG_REASON_BREAKPOINT; if (cortex_m->nvic_dfsr & DFSR_DWTTRAP) target->debug_reason = DBG_REASON_WPTANDBKPT; }if (cortex_m->nvic_dfsr & DFSR_BKPT) { ... } else if (cortex_m->nvic_dfsr & DFSR_DWTTRAP) target->debug_reason = DBG_REASON_WATCHPOINT; else if (cortex_m->nvic_dfsr & DFSR_VCATCH) target->debug_reason = DBG_REASON_BREAKPOINT; else if (cortex_m->nvic_dfsr & DFSR_EXTERNAL) target->debug_reason = DBG_REASON_DBGRQ; else /* HALTED */ target->debug_reason = DBG_REASON_UNDEFINED; }if ((target->debug_reason != DBG_REASON_DBGRQ) && (target->debug_reason != DBG_REASON_SINGLESTEP)) { ... } return ERROR_OK; }{ ... } static int cortex_m_examine_exception_reason(struct target *target) { uint32_t shcsr = 0, except_sr = 0, cfsr = -1, except_ar = -1; struct armv7m_common *armv7m = target_to_armv7m(target); struct adiv5_dap *swjdp = armv7m->arm.dap; int retval; retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_SHCSR, &shcsr); if (retval != ERROR_OK) return retval; switch (armv7m->exception_number) { case 2: /* NMI */ break;case 2: case 3: /* Hard Fault */ retval = mem_ap_read_atomic_u32(armv7m->debug_ap, NVIC_HFSR, &except_sr); if (retval != ERROR_OK) return retval; if (except_sr & 0x40000000) { retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_CFSR, &cfsr); if (retval != ERROR_OK) return retval; }if (except_sr & 0x40000000) { ... } break;case 3: case 4: /* Memory Management */ retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_CFSR, &except_sr); if (retval != ERROR_OK) return retval; retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_MMFAR, &except_ar); if (retval != ERROR_OK) return retval; break;case 4: case 5: /* Bus Fault */ retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_CFSR, &except_sr); if (retval != ERROR_OK) return retval; retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_BFAR, &except_ar); if (retval != ERROR_OK) return retval; break;case 5: case 6: /* Usage Fault */ retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_CFSR, &except_sr); if (retval != ERROR_OK) return retval; break;case 6: case 7: /* Secure Fault */ retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_SFSR, &except_sr); if (retval != ERROR_OK) return retval; retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_SFAR, &except_ar); if (retval != ERROR_OK) return retval; break;case 7: case 11: /* SVCall */ break;case 11: case 12: /* Debug Monitor */ retval = mem_ap_read_u32(armv7m->debug_ap, NVIC_DFSR, &except_sr); if (retval != ERROR_OK) return retval; break;case 12: case 14: /* PendSV */ break;case 14: case 15: /* SysTick */ break;case 15: default: except_sr = 0; break;default }switch (armv7m->exception_number) { ... } retval = dap_run(swjdp); if (retval == ERROR_OK) LOG_TARGET_DEBUG(target, "%s SHCSR 0x%" PRIx32 ", SR 0x%" PRIx32 ", CFSR 0x%" PRIx32 ", AR 0x%" PRIx32, armv7m_exception_string(armv7m->exception_number), shcsr, except_sr, cfsr, except_ar); return retval; }{ ... } /* Errata 3092511 workaround * Cortex-M7 can halt in an incorrect address when breakpoint * and exception occurs simultaneously *//* ... */ static int cortex_m_erratum_check_breakpoint(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; struct arm *arm = &armv7m->arm; uint32_t pc = buf_get_u32(arm->pc->value, 0, 32); /* To reduce the workaround processing cost we assume FPB is in sync * with OpenOCD breakpoints. If the target app writes to FPB * OpenOCD will resume after the break set by app *//* ... */ struct breakpoint *bkpt = breakpoint_find(target, pc); if (bkpt) { LOG_TARGET_DEBUG(target, "Erratum 3092511: breakpoint confirmed"); return ERROR_OK; }if (bkpt) { ... } if (pc >= 0xe0000000u) /* not executable area, do not read instruction @ pc */ return ERROR_OK; uint16_t insn; int retval = target_read_u16(target, pc, &insn); if (retval != ERROR_OK) return ERROR_OK; /* do not propagate the error, just avoid workaround */ if ((insn & 0xff00) == (ARMV5_T_BKPT(0) & 0xff00)) { LOG_TARGET_DEBUG(target, "Erratum 3092511: breakpoint embedded in code confirmed"); return ERROR_OK; }if ((insn & 0xff00) == (ARMV5_T_BKPT(0) & 0xff00)) { ... } LOG_TARGET_DEBUG(target, "Erratum 3092511: breakpoint not found, proceed with resume"); return ERROR_TARGET_HALTED_DO_RESUME; }{ ... } static int cortex_m_debug_entry(struct target *target) { uint32_t xpsr; int retval; struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; struct arm *arm = &armv7m->arm; struct reg *r; LOG_TARGET_DEBUG(target, " "); /* Do this really early to minimize the window where the MASKINTS erratum * can pile up pending interrupts. *//* ... */ cortex_m_set_maskints_for_halt(target); cortex_m_clear_halt(target); retval = cortex_m_read_dhcsr_atomic_sticky(target); if (retval != ERROR_OK) return retval; retval = armv7m->examine_debug_reason(target); if (retval != ERROR_OK) return retval; /* examine PE security state */ uint32_t dscsr = 0; if (armv7m->arm.arch == ARM_ARCH_V8M) { retval = mem_ap_read_u32(armv7m->debug_ap, DCB_DSCSR, &dscsr); if (retval != ERROR_OK) return retval; }if (armv7m->arm.arch == ARM_ARCH_V8M) { ... } /* Load all registers to arm.core_cache */ if (!cortex_m->slow_register_read) { retval = cortex_m_fast_read_all_regs(target); if (retval == ERROR_TIMEOUT_REACHED) { cortex_m->slow_register_read = true; LOG_TARGET_DEBUG(target, "Switched to slow register read"); }if (retval == ERROR_TIMEOUT_REACHED) { ... } }if (!cortex_m->slow_register_read) { ... } if (cortex_m->slow_register_read) retval = cortex_m_slow_read_all_regs(target); if (retval != ERROR_OK) return retval; r = arm->cpsr; xpsr = buf_get_u32(r->value, 0, 32); /* Are we in an exception handler */ if (xpsr & 0x1FF) { armv7m->exception_number = (xpsr & 0x1FF); arm->core_mode = ARM_MODE_HANDLER; arm->map = armv7m_msp_reg_map; }if (xpsr & 0x1FF) { ... } else { unsigned control = buf_get_u32(arm->core_cache ->reg_list[ARMV7M_CONTROL].value, 0, 3); /* is this thread privileged? */ arm->core_mode = control & 1 ? ARM_MODE_USER_THREAD : ARM_MODE_THREAD; /* which stack is it using? */ if (control & 2) arm->map = armv7m_psp_reg_map; else arm->map = armv7m_msp_reg_map; armv7m->exception_number = 0; }else { ... } if (armv7m->exception_number) cortex_m_examine_exception_reason(target); bool secure_state = (dscsr & DSCSR_CDS) == DSCSR_CDS; LOG_TARGET_DEBUG(target, "entered debug state in core mode: %s at PC 0x%" PRIx32 ", cpu in %s state, target->state: %s", arm_mode_name(arm->core_mode), buf_get_u32(arm->pc->value, 0, 32), secure_state ? "Secure" : "Non-Secure", target_state_name(target)); /* Errata 3092511 workaround * Cortex-M7 can halt in an incorrect address when breakpoint * and exception occurs simultaneously *//* ... */ if (cortex_m->incorrect_halt_erratum && armv7m->exception_number && cortex_m->nvic_dfsr == (DFSR_BKPT | DFSR_HALTED)) { retval = cortex_m_erratum_check_breakpoint(target); if (retval != ERROR_OK) return retval; }if (cortex_m->incorrect_halt_erratum && armv7m->exception_number && cortex_m->nvic_dfsr == (DFSR_BKPT | DFSR_HALTED)) { ... } if (armv7m->post_debug_entry) { retval = armv7m->post_debug_entry(target); if (retval != ERROR_OK) return retval; }if (armv7m->post_debug_entry) { ... } return ERROR_OK; }{ ... } static int cortex_m_poll_one(struct target *target) { int detected_failure = ERROR_OK; int retval = ERROR_OK; enum target_state prev_target_state = target->state; struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; /* Read from Debug Halting Control and Status Register */ retval = cortex_m_read_dhcsr_atomic_sticky(target); if (retval != ERROR_OK) { target->state = TARGET_UNKNOWN; return retval; }if (retval != ERROR_OK) { ... } /* Recover from lockup. See ARMv7-M architecture spec, * section B1.5.15 "Unrecoverable exception cases". *//* ... */ if (cortex_m->dcb_dhcsr & S_LOCKUP) { LOG_TARGET_ERROR(target, "clearing lockup after double fault"); cortex_m_write_debug_halt_mask(target, C_HALT, 0); target->debug_reason = DBG_REASON_DBGRQ; /* We have to execute the rest (the "finally" equivalent, but * still throw this exception again). *//* ... */ detected_failure = ERROR_FAIL; /* refresh status bits */ retval = cortex_m_read_dhcsr_atomic_sticky(target); if (retval != ERROR_OK) return retval; }if (cortex_m->dcb_dhcsr & S_LOCKUP) { ... } if (cortex_m->dcb_dhcsr_cumulated_sticky & S_RESET_ST) { cortex_m->dcb_dhcsr_cumulated_sticky &= ~S_RESET_ST; if (target->state != TARGET_RESET) { target->state = TARGET_RESET; LOG_TARGET_INFO(target, "external reset detected"); /* In case of an unexpected S_RESET_ST set TARGET_RESET state * and keep it until the next poll to allow its detection *//* ... */ return ERROR_OK; }if (target->state != TARGET_RESET) { ... } /* S_RESET_ST was expected (in a reset command). Continue processing * to quickly get out of TARGET_RESET state *//* ... */ }if (cortex_m->dcb_dhcsr_cumulated_sticky & S_RESET_ST) { ... } if (target->state == TARGET_RESET) { /* Cannot switch context while running so endreset is * called with target->state == TARGET_RESET *//* ... */ LOG_TARGET_DEBUG(target, "Exit from reset with dcb_dhcsr 0x%" PRIx32, cortex_m->dcb_dhcsr); retval = cortex_m_endreset_event(target); if (retval != ERROR_OK) { target->state = TARGET_UNKNOWN; return retval; }if (retval != ERROR_OK) { ... } target->state = TARGET_RUNNING; prev_target_state = TARGET_RUNNING; }if (target->state == TARGET_RESET) { ... } if (cortex_m->dcb_dhcsr & S_HALT) { target->state = TARGET_HALTED; if ((prev_target_state == TARGET_RUNNING) || (prev_target_state == TARGET_RESET)) { retval = cortex_m_debug_entry(target); /* Errata 3092511 workaround * Cortex-M7 can halt in an incorrect address when breakpoint * and exception occurs simultaneously *//* ... */ if (retval == ERROR_TARGET_HALTED_DO_RESUME) { struct arm *arm = &armv7m->arm; LOG_TARGET_INFO(target, "Resuming after incorrect halt @ PC 0x%08" PRIx32 ", ARM Cortex-M7 erratum 3092511", buf_get_u32(arm->pc->value, 0, 32)); /* We don't need to restore registers, just restart the core */ cortex_m_set_maskints_for_run(target); retval = cortex_m_write_debug_halt_mask(target, 0, C_HALT); if (retval != ERROR_OK) return retval; target->debug_reason = DBG_REASON_NOTHALTED; /* registers are now invalid */ register_cache_invalidate(armv7m->arm.core_cache); target->state = TARGET_RUNNING; return ERROR_OK; }if (retval == ERROR_TARGET_HALTED_DO_RESUME) { ... } /* arm_semihosting needs to know registers, don't run if debug entry returned error */ if (retval == ERROR_OK && arm_semihosting(target, &retval) != 0) return retval; if (target->smp) { LOG_TARGET_DEBUG(target, "postpone target event 'halted'"); target->smp_halt_event_postponed = true; }if (target->smp) { ... } else { /* regardless of errors returned in previous code update state */ target_call_event_callbacks(target, TARGET_EVENT_HALTED); }else { ... } }if ((prev_target_state == TARGET_RUNNING) || (prev_target_state == TARGET_RESET)) { ... } if (prev_target_state == TARGET_DEBUG_RUNNING) { retval = cortex_m_debug_entry(target); target_call_event_callbacks(target, TARGET_EVENT_DEBUG_HALTED); }if (prev_target_state == TARGET_DEBUG_RUNNING) { ... } if (retval != ERROR_OK) return retval; }if (cortex_m->dcb_dhcsr & S_HALT) { ... } if (target->state == TARGET_UNKNOWN) { /* Check if processor is retiring instructions or sleeping. * Unlike S_RESET_ST here we test if the target *is* running now, * not if it has been running (possibly in the past). Instructions are * typically processed much faster than OpenOCD polls DHCSR so S_RETIRE_ST * is read always 1. That's the reason not to use dcb_dhcsr_cumulated_sticky. *//* ... */ if (cortex_m->dcb_dhcsr & S_RETIRE_ST || cortex_m->dcb_dhcsr & S_SLEEP) { target->state = TARGET_RUNNING; retval = ERROR_OK; }if (cortex_m->dcb_dhcsr & S_RETIRE_ST || cortex_m->dcb_dhcsr & S_SLEEP) { ... } }if (target->state == TARGET_UNKNOWN) { ... } /* Check that target is truly halted, since the target could be resumed externally */ if ((prev_target_state == TARGET_HALTED) && !(cortex_m->dcb_dhcsr & S_HALT)) { /* registers are now invalid */ register_cache_invalidate(armv7m->arm.core_cache); target->state = TARGET_RUNNING; LOG_TARGET_WARNING(target, "external resume detected"); target_call_event_callbacks(target, TARGET_EVENT_RESUMED); retval = ERROR_OK; }if ((prev_target_state == TARGET_HALTED) && !(cortex_m->dcb_dhcsr & S_HALT)) { ... } /* Did we detect a failure condition that we cleared? */ if (detected_failure != ERROR_OK) retval = detected_failure; return retval; }{ ... } static int cortex_m_halt_one(struct target *target); static int cortex_m_smp_halt_all(struct list_head *smp_targets) { int retval = ERROR_OK; struct target_list *head; foreach_smp_target(head, smp_targets) { struct target *curr = head->target; if (!target_was_examined(curr)) continue; if (curr->state == TARGET_HALTED) continue; int ret2 = cortex_m_halt_one(curr); if (retval == ERROR_OK) retval = ret2; /* store the first error code ignore others */ }foreach_smp_target (head, smp_targets) { ... } return retval; }{ ... } static int cortex_m_smp_post_halt_poll(struct list_head *smp_targets) { int retval = ERROR_OK; struct target_list *head; foreach_smp_target(head, smp_targets) { struct target *curr = head->target; if (!target_was_examined(curr)) continue; /* skip targets that were already halted */ if (curr->state == TARGET_HALTED) continue; int ret2 = cortex_m_poll_one(curr); if (retval == ERROR_OK) retval = ret2; /* store the first error code ignore others */ }foreach_smp_target (head, smp_targets) { ... } return retval; }{ ... } static int cortex_m_poll_smp(struct list_head *smp_targets) { int retval = ERROR_OK; struct target_list *head; bool halted = false; foreach_smp_target(head, smp_targets) { struct target *curr = head->target; if (curr->smp_halt_event_postponed) { halted = true; break; }if (curr->smp_halt_event_postponed) { ... } }foreach_smp_target (head, smp_targets) { ... } if (halted) { retval = cortex_m_smp_halt_all(smp_targets); int ret2 = cortex_m_smp_post_halt_poll(smp_targets); if (retval == ERROR_OK) retval = ret2; /* store the first error code ignore others */ foreach_smp_target(head, smp_targets) { struct target *curr = head->target; if (!curr->smp_halt_event_postponed) continue; curr->smp_halt_event_postponed = false; if (curr->state == TARGET_HALTED) { LOG_TARGET_DEBUG(curr, "sending postponed target event 'halted'"); target_call_event_callbacks(curr, TARGET_EVENT_HALTED); }if (curr->state == TARGET_HALTED) { ... } }foreach_smp_target (head, smp_targets) { ... } /* There is no need to set gdb_service->target * as hwthread_update_threads() selects an interesting thread * by its own *//* ... */ }if (halted) { ... } return retval; }{ ... } static int cortex_m_poll(struct target *target) { int retval = cortex_m_poll_one(target); if (target->smp) { struct target_list *last; last = list_last_entry(target->smp_targets, struct target_list, lh); if (target == last->target) /* After the last target in SMP group has been polled * check for postponed halted events and eventually halt and re-poll * other targets *//* ... */ cortex_m_poll_smp(target->smp_targets); }if (target->smp) { ... } return retval; }{ ... } static int cortex_m_halt_one(struct target *target) { int retval; struct cortex_m_common *cortex_m = target_to_cm(target); LOG_TARGET_DEBUG(target, "target->state: %s", target_state_name(target)); if (!target_was_examined(target)) { LOG_TARGET_ERROR(target, "target non examined yet"); return ERROR_TARGET_NOT_EXAMINED; }if (!target_was_examined(target)) { ... } if (target->state == TARGET_HALTED) { LOG_TARGET_DEBUG(target, "target was already halted"); return ERROR_OK; }if (target->state == TARGET_HALTED) { ... } if (target->state == TARGET_UNKNOWN) LOG_TARGET_WARNING(target, "target was in unknown state when halt was requested"); /* Write to Debug Halting Control and Status Register */ retval = cortex_m_write_debug_halt_mask(target, C_HALT, 0); /* Do this really early to minimize the window where the MASKINTS erratum * can pile up pending interrupts. *//* ... */ cortex_m_set_maskints_for_halt(target); target->debug_reason = DBG_REASON_DBGRQ; return retval; }{ ... } static int cortex_m_halt(struct target *target) { if (target->smp) return cortex_m_smp_halt_all(target->smp_targets); else return cortex_m_halt_one(target); }{ ... } static int cortex_m_soft_reset_halt(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; int retval, timeout = 0; /* on single cortex_m MCU soft_reset_halt should be avoided as same functionality * can be obtained by using 'reset halt' and 'cortex_m reset_config vectreset'. * As this reset only uses VC_CORERESET it would only ever reset the cortex_m * core, not the peripherals *//* ... */ LOG_TARGET_DEBUG(target, "soft_reset_halt is discouraged, please use 'reset halt' instead."); if (!cortex_m->vectreset_supported) { LOG_TARGET_ERROR(target, "VECTRESET is not supported on this Cortex-M core"); return ERROR_FAIL; }if (!cortex_m->vectreset_supported) { ... } /* Set C_DEBUGEN */ retval = cortex_m_write_debug_halt_mask(target, 0, C_STEP | C_MASKINTS); if (retval != ERROR_OK) return retval; /* Enter debug state on reset; restore DEMCR in endreset_event() */ retval = mem_ap_write_u32(armv7m->debug_ap, DCB_DEMCR, TRCENA | VC_HARDERR | VC_BUSERR | VC_CORERESET); if (retval != ERROR_OK) return retval; /* Request a core-only reset */ retval = mem_ap_write_atomic_u32(armv7m->debug_ap, NVIC_AIRCR, AIRCR_VECTKEY | AIRCR_VECTRESET); if (retval != ERROR_OK) return retval; target->state = TARGET_RESET; /* registers are now invalid */ register_cache_invalidate(cortex_m->armv7m.arm.core_cache); while (timeout < 100) { retval = cortex_m_read_dhcsr_atomic_sticky(target); if (retval == ERROR_OK) { retval = mem_ap_read_atomic_u32(armv7m->debug_ap, NVIC_DFSR, &cortex_m->nvic_dfsr); if (retval != ERROR_OK) return retval; if ((cortex_m->dcb_dhcsr & S_HALT) && (cortex_m->nvic_dfsr & DFSR_VCATCH)) { LOG_TARGET_DEBUG(target, "system reset-halted, DHCSR 0x%08" PRIx32 ", DFSR 0x%08" PRIx32, cortex_m->dcb_dhcsr, cortex_m->nvic_dfsr); cortex_m_poll(target); /* FIXME restore user's vector catch config */ return ERROR_OK; }if ((cortex_m->dcb_dhcsr & S_HALT) && (cortex_m->nvic_dfsr & DFSR_VCATCH)) { ... } else { LOG_TARGET_DEBUG(target, "waiting for system reset-halt, " "DHCSR 0x%08" PRIx32 ", %d ms", cortex_m->dcb_dhcsr, timeout); }else { ... } }if (retval == ERROR_OK) { ... } timeout++; alive_sleep(1); }while (timeout < 100) { ... } return ERROR_OK; }{ ... } void cortex_m_enable_breakpoints(struct target *target) { struct breakpoint *breakpoint = target->breakpoints; /* set any pending breakpoints */ while (breakpoint) { if (!breakpoint->is_set) cortex_m_set_breakpoint(target, breakpoint); breakpoint = breakpoint->next; }while (breakpoint) { ... } }{ ... } static int cortex_m_restore_one(struct target *target, bool current, target_addr_t *address, bool handle_breakpoints, bool debug_execution) { struct armv7m_common *armv7m = target_to_armv7m(target); struct breakpoint *breakpoint = NULL; uint32_t resume_pc; struct reg *r; if (target->state != TARGET_HALTED) { LOG_TARGET_ERROR(target, "not halted"); return ERROR_TARGET_NOT_HALTED; }if (target->state != TARGET_HALTED) { ... } if (!debug_execution) { target_free_all_working_areas(target); cortex_m_enable_breakpoints(target); cortex_m_enable_watchpoints(target); }if (!debug_execution) { ... } if (debug_execution) { r = armv7m->arm.core_cache->reg_list + ARMV7M_PRIMASK; /* Disable interrupts */ /* We disable interrupts in the PRIMASK register instead of * masking with C_MASKINTS. This is probably the same issue * as Cortex-M3 Erratum 377493 (fixed in r1p0): C_MASKINTS * in parallel with disabled interrupts can cause local faults * to not be taken. * * This breaks non-debug (application) execution if not * called from armv7m_start_algorithm() which saves registers. *//* ... */ buf_set_u32(r->value, 0, 1, 1); r->dirty = true; r->valid = true; /* Make sure we are in Thumb mode, set xPSR.T bit */ /* armv7m_start_algorithm() initializes entire xPSR register. * This duplicity handles the case when cortex_m_resume() * is used with the debug_execution flag directly, * not called through armv7m_start_algorithm(). *//* ... */ r = armv7m->arm.cpsr; buf_set_u32(r->value, 24, 1, 1); r->dirty = true; r->valid = true; }if (debug_execution) { ... } /* current = 1: continue on current pc, otherwise continue at <address> */ r = armv7m->arm.pc; if (!current) { buf_set_u32(r->value, 0, 32, *address); r->dirty = true; r->valid = true; }if (!current) { ... } /* if we halted last time due to a bkpt instruction * then we have to manually step over it, otherwise * the core will break again *//* ... */ if (!breakpoint_find(target, buf_get_u32(r->value, 0, 32)) && !debug_execution) armv7m_maybe_skip_bkpt_inst(target, NULL); resume_pc = buf_get_u32(r->value, 0, 32); if (current) *address = resume_pc; int retval = armv7m_restore_context(target); if (retval != ERROR_OK) return retval; /* the front-end may request us not to handle breakpoints */ if (handle_breakpoints) { /* Single step past breakpoint at current address */ breakpoint = breakpoint_find(target, resume_pc); if (breakpoint) { LOG_TARGET_DEBUG(target, "unset breakpoint at " TARGET_ADDR_FMT " (ID: %" PRIu32 ")", breakpoint->address, breakpoint->unique_id); retval = cortex_m_unset_breakpoint(target, breakpoint); if (retval == ERROR_OK) retval = cortex_m_single_step_core(target); int ret2 = cortex_m_set_breakpoint(target, breakpoint); if (retval != ERROR_OK) return retval; if (ret2 != ERROR_OK) return ret2; }if (breakpoint) { ... } }if (handle_breakpoints) { ... } return ERROR_OK; }{ ... } static int cortex_m_restart_one(struct target *target, bool debug_execution) { struct armv7m_common *armv7m = target_to_armv7m(target); /* Restart core */ cortex_m_set_maskints_for_run(target); cortex_m_write_debug_halt_mask(target, 0, C_HALT); target->debug_reason = DBG_REASON_NOTHALTED; /* registers are now invalid */ register_cache_invalidate(armv7m->arm.core_cache); if (!debug_execution) { target->state = TARGET_RUNNING; target_call_event_callbacks(target, TARGET_EVENT_RESUMED); }if (!debug_execution) { ... } else { target->state = TARGET_DEBUG_RUNNING; target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED); }else { ... } return ERROR_OK; }{ ... } static int cortex_m_restore_smp(struct target *target, bool handle_breakpoints) { struct target_list *head; target_addr_t address; foreach_smp_target(head, target->smp_targets) { struct target *curr = head->target; /* skip calling target */ if (curr == target) continue; if (!target_was_examined(curr)) continue; /* skip running targets */ if (curr->state == TARGET_RUNNING) continue; int retval = cortex_m_restore_one(curr, true, &address, handle_breakpoints, false); if (retval != ERROR_OK) return retval; retval = cortex_m_restart_one(curr, false); if (retval != ERROR_OK) return retval; LOG_TARGET_DEBUG(curr, "SMP resumed at " TARGET_ADDR_FMT, address); }foreach_smp_target (head, target->smp_targets) { ... } return ERROR_OK; }{ ... } static int cortex_m_resume(struct target *target, int current, target_addr_t address, int handle_breakpoints, int debug_execution) { int retval = cortex_m_restore_one(target, !!current, &address, !!handle_breakpoints, !!debug_execution); if (retval != ERROR_OK) { LOG_TARGET_ERROR(target, "context restore failed, aborting resume"); return retval; }if (retval != ERROR_OK) { ... } if (target->smp && !debug_execution) { retval = cortex_m_restore_smp(target, !!handle_breakpoints); if (retval != ERROR_OK) LOG_WARNING("resume of a SMP target failed, trying to resume current one"); }if (target->smp && !debug_execution) { ... } cortex_m_restart_one(target, !!debug_execution); if (retval != ERROR_OK) { LOG_TARGET_ERROR(target, "resume failed"); return retval; }if (retval != ERROR_OK) { ... } LOG_TARGET_DEBUG(target, "%sresumed at " TARGET_ADDR_FMT, debug_execution ? "debug " : "", address); return ERROR_OK; }{ ... } /* int irqstepcount = 0; */ static int cortex_m_step(struct target *target, int current, target_addr_t address, int handle_breakpoints) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; struct breakpoint *breakpoint = NULL; struct reg *pc = armv7m->arm.pc; bool bkpt_inst_found = false; int retval; bool isr_timed_out = false; if (target->state != TARGET_HALTED) { LOG_TARGET_ERROR(target, "not halted"); return ERROR_TARGET_NOT_HALTED; }if (target->state != TARGET_HALTED) { ... } /* Just one of SMP cores will step. Set the gdb control * target to current one or gdb miss gdb-end event *//* ... */ if (target->smp && target->gdb_service) target->gdb_service->target = target; /* current = 1: continue on current pc, otherwise continue at <address> */ if (!current) { buf_set_u32(pc->value, 0, 32, address); pc->dirty = true; pc->valid = true; }if (!current) { ... } uint32_t pc_value = buf_get_u32(pc->value, 0, 32); /* the front-end may request us not to handle breakpoints */ if (handle_breakpoints) { breakpoint = breakpoint_find(target, pc_value); if (breakpoint) cortex_m_unset_breakpoint(target, breakpoint); }if (handle_breakpoints) { ... } armv7m_maybe_skip_bkpt_inst(target, &bkpt_inst_found); target->debug_reason = DBG_REASON_SINGLESTEP; armv7m_restore_context(target); target_call_event_callbacks(target, TARGET_EVENT_RESUMED); /* if no bkpt instruction is found at pc then we can perform * a normal step, otherwise we have to manually step over the bkpt * instruction - as such simulate a step *//* ... */ if (bkpt_inst_found == false) { if (cortex_m->isrmasking_mode != CORTEX_M_ISRMASK_AUTO) { /* Automatic ISR masking mode off: Just step over the next * instruction, with interrupts on or off as appropriate. *//* ... */ cortex_m_set_maskints_for_step(target); cortex_m_write_debug_halt_mask(target, C_STEP, C_HALT); }if (cortex_m->isrmasking_mode != CORTEX_M_ISRMASK_AUTO) { ... } else { /* Process interrupts during stepping in a way they don't interfere * debugging. * * Principle: * * Set a temporary break point at the current pc and let the core run * with interrupts enabled. Pending interrupts get served and we run * into the breakpoint again afterwards. Then we step over the next * instruction with interrupts disabled. * * If the pending interrupts don't complete within time, we leave the * core running. This may happen if the interrupts trigger faster * than the core can process them or the handler doesn't return. * * If no more breakpoints are available we simply do a step with * interrupts enabled. * *//* ... */ /* 2012-09-29 ph * * If a break point is already set on the lower half word then a break point on * the upper half word will not break again when the core is restarted. So we * just step over the instruction with interrupts disabled. * * The documentation has no information about this, it was found by observation * on STM32F1 and STM32F2. Proper explanation welcome. STM32F0 doesn't seem to * suffer from this problem. * * To add some confusion: pc_value has bit 0 always set, while the breakpoint * address has it always cleared. The former is done to indicate thumb mode * to gdb. * *//* ... */ if ((pc_value & 0x02) && breakpoint_find(target, pc_value & ~0x03)) { LOG_TARGET_DEBUG(target, "Stepping over next instruction with interrupts disabled"); cortex_m_write_debug_halt_mask(target, C_HALT | C_MASKINTS, 0); cortex_m_write_debug_halt_mask(target, C_STEP, C_HALT); /* Re-enable interrupts if appropriate */ cortex_m_write_debug_halt_mask(target, C_HALT, 0); cortex_m_set_maskints_for_halt(target); }if ((pc_value & 0x02) && breakpoint_find(target, pc_value & ~0x03)) { ... } else { /* Set a temporary break point */ if (breakpoint) { retval = cortex_m_set_breakpoint(target, breakpoint); }if (breakpoint) { ... } else { enum breakpoint_type type = BKPT_HARD; if (cortex_m->fp_rev == 0 && pc_value > 0x1FFFFFFF) { /* FPB rev.1 cannot handle such addr, try BKPT instr */ type = BKPT_SOFT; }if (cortex_m->fp_rev == 0 && pc_value > 0x1FFFFFFF) { ... } retval = breakpoint_add(target, pc_value, 2, type); }else { ... } bool tmp_bp_set = (retval == ERROR_OK); /* No more breakpoints left, just do a step */ if (!tmp_bp_set) { cortex_m_set_maskints_for_step(target); cortex_m_write_debug_halt_mask(target, C_STEP, C_HALT); /* Re-enable interrupts if appropriate */ cortex_m_write_debug_halt_mask(target, C_HALT, 0); cortex_m_set_maskints_for_halt(target); }if (!tmp_bp_set) { ... } else { /* Start the core */ LOG_TARGET_DEBUG(target, "Starting core to serve pending interrupts"); int64_t t_start = timeval_ms(); cortex_m_set_maskints_for_run(target); cortex_m_write_debug_halt_mask(target, 0, C_HALT | C_STEP); /* Wait for pending handlers to complete or timeout */ do { retval = cortex_m_read_dhcsr_atomic_sticky(target); if (retval != ERROR_OK) { target->state = TARGET_UNKNOWN; return retval; }if (retval != ERROR_OK) { ... } isr_timed_out = ((timeval_ms() - t_start) > 500); ...} while (!((cortex_m->dcb_dhcsr & S_HALT) || isr_timed_out)); /* only remove breakpoint if we created it */ if (breakpoint) cortex_m_unset_breakpoint(target, breakpoint); else { /* Remove the temporary breakpoint */ breakpoint_remove(target, pc_value); }else { ... } if (isr_timed_out) { LOG_TARGET_DEBUG(target, "Interrupt handlers didn't complete within time, " "leaving target running"); }if (isr_timed_out) { ... } else { /* Step over next instruction with interrupts disabled */ cortex_m_set_maskints_for_step(target); cortex_m_write_debug_halt_mask(target, C_HALT | C_MASKINTS, 0); cortex_m_write_debug_halt_mask(target, C_STEP, C_HALT); /* Re-enable interrupts if appropriate */ cortex_m_write_debug_halt_mask(target, C_HALT, 0); cortex_m_set_maskints_for_halt(target); }else { ... } }else { ... } }else { ... } }else { ... } }if (bkpt_inst_found == false) { ... } retval = cortex_m_read_dhcsr_atomic_sticky(target); if (retval != ERROR_OK) return retval; /* registers are now invalid */ register_cache_invalidate(armv7m->arm.core_cache); if (breakpoint) cortex_m_set_breakpoint(target, breakpoint); if (isr_timed_out) { /* Leave the core running. The user has to stop execution manually. */ target->debug_reason = DBG_REASON_NOTHALTED; target->state = TARGET_RUNNING; return ERROR_OK; }if (isr_timed_out) { ... } LOG_TARGET_DEBUG(target, "target stepped dcb_dhcsr = 0x%" PRIx32 " nvic_icsr = 0x%" PRIx32, cortex_m->dcb_dhcsr, cortex_m->nvic_icsr); retval = cortex_m_debug_entry(target); if (retval != ERROR_OK && retval != ERROR_TARGET_HALTED_DO_RESUME) return retval; target_call_event_callbacks(target, TARGET_EVENT_HALTED); LOG_TARGET_DEBUG(target, "target stepped dcb_dhcsr = 0x%" PRIx32 " nvic_icsr = 0x%" PRIx32, cortex_m->dcb_dhcsr, cortex_m->nvic_icsr); return ERROR_OK; }{ ... } //Per table 1102 in section 51.5.4.1, UM11295 (rev 1.4) enum DM_AP_REGISTER { DM_AP_CSW = 0, DM_AP_REQUEST = 4, DM_AP_RETURN = 8, DM_AP_ID = ADIV5_AP_REG_IDR ...}; //Based on section 51.6.1 of UM11295 (rev 1.4) static int dap_lpc55sx_start_debug_session(struct adiv5_dap *dap) { int retval; struct adiv5_ap *ap = dap_get_ap(dap, 2); uint32_t ap_id = 0; retval = dap_queue_ap_read(ap, DM_AP_ID, &ap_id); if (retval != ERROR_OK) return retval; retval = dap_run(dap); if (retval != ERROR_OK) return retval; if (ap_id != 0x002A0000) { LOG_ERROR("Unexpected DM-AP ID: %08x\r\n", ap_id); return E_FAIL; }if (ap_id != 0x002A0000) { ... } retval = dap_queue_ap_write(ap, DM_AP_CSW, 0x21); //RESYNC_REQ + CHIP_RESET_REQ if(retval != ERROR_OK) return retval; retval = dap_run(dap); if (retval != ERROR_OK) return retval; alive_sleep(150); int64_t start = timeval_ms(); for (uint32_t csw = -1; csw;) { retval = dap_queue_ap_read(ap, DM_AP_CSW, &csw); if (retval != ERROR_OK) return retval; retval = dap_run(dap); if (retval != ERROR_OK) return retval; if ((timeval_ms() - start) > 1000) return ERROR_TIMEOUT; }for (uint32_t csw = -1; csw;) { ... } retval = dap_queue_ap_write(ap, DM_AP_REQUEST, 7); //START_DBG_SESSION if(retval != ERROR_OK) return retval; retval = dap_run(dap); if (retval != ERROR_OK) return retval; for (uint32_t ret = -1; ret & 0xFFFF;) { retval = dap_queue_ap_read(ap, DM_AP_RETURN, &ret); if (retval != ERROR_OK) return retval; retval = dap_run(dap); if (retval != ERROR_OK) return retval; if ((timeval_ms() - start) > 1000) return ERROR_TIMEOUT; }for (uint32_t ret = -1; ret & 0xFFFF;) { ... } dap_invalidate_cache(dap); return ERROR_OK; }{ ... } static int cortex_m_reset_lpc55sx_using_dm_ap(struct target *target) { struct armv7m_common *armv7m = target_to_armv7m(target); int retval = dap_lpc55sx_start_debug_session(armv7m->debug_ap->dap); if (retval != ERROR_OK) return retval; target->state = TARGET_RESET; retval = target_halt(target); if (retval != ERROR_OK) return retval; retval = target_wait_state(target, TARGET_HALTED, 1000); if (retval != ERROR_OK) return retval; return ERROR_OK; }{ ... } static int cortex_m_reset_lpc55sx(struct target *target) { /* According to the LPC55S1x documentation, we should be able to reset into the entry point by setting a watchpoint at address 0x50000040 (UM11295, Section 51.6.4). * However, it doesn't seem to work on the actual hardware, so instead we read the program entry point from the FLASH memory, and set a regular breakpoint there. **//* ... */ int retval = ERROR_OK; uint32_t breakpointAddress = 0; struct armv7m_common *armv7m = target_to_armv7m(target); if (target->reset_halt) { retval = target_halt(target); if (retval != ERROR_OK) return retval; retval = target_wait_state(target, TARGET_HALTED, 1000); if (retval != ERROR_OK) return retval; uint32_t entryPoint = 0; retval = target_read_memory(target, 0 + 4, 4, 1, (uint8_t *)&entryPoint); if (retval == ERROR_OK && entryPoint != 0 && entryPoint != -1) { retval = breakpoint_add(target, entryPoint, 2, BKPT_HARD); if (retval == ERROR_OK) breakpointAddress = entryPoint; }if (retval == ERROR_OK && entryPoint != 0 && entryPoint != -1) { ... } if (breakpointAddress) { LOG_INFO("LPC55Sx: found entry point at 0x%08x.", breakpointAddress); }if (breakpointAddress) { ... } else { LOG_WARNING("LPC55Sx: could not locate the entry point in FLASH memory. Performing a reset using DM-AP."); return cortex_m_reset_lpc55sx_using_dm_ap(target); }else { ... } }if (target->reset_halt) { ... } mem_ap_write_atomic_u32(armv7m->debug_ap, NVIC_AIRCR, AIRCR_VECTKEY | AIRCR_SYSRESETREQ); alive_sleep(120); target->state = TARGET_RESET; if (breakpointAddress) { retval = target_wait_state(target, TARGET_HALTED, 250); breakpoint_remove(target, breakpointAddress); if (retval != ERROR_OK) { LOG_WARNING("LPC55Sx: timed out waiting for post-reset breakpoint. Performing a reset using DM-AP."); return cortex_m_reset_lpc55sx_using_dm_ap(target); }if (retval != ERROR_OK) { ... } }if (breakpointAddress) { ... } return ERROR_OK; }{ ... } static int cortex_m_assert_reset(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; enum cortex_m_soft_reset_config reset_config = cortex_m->soft_reset_config; LOG_TARGET_DEBUG(target, "target->state: %s,%s examined", target_state_name(target), target_was_examined(target) ? "" : " not"); enum reset_types jtag_reset_config = jtag_get_reset_config(); if (target_has_event_action(target, TARGET_EVENT_RESET_ASSERT)) { /* allow scripts to override the reset event */ target_handle_event(target, TARGET_EVENT_RESET_ASSERT); register_cache_invalidate(cortex_m->armv7m.arm.core_cache); target->state = TARGET_RESET; return ERROR_OK; }if (target_has_event_action(target, TARGET_EVENT_RESET_ASSERT)) { ... } /* some cores support connecting while srst is asserted * use that mode if it has been configured *//* ... */ bool srst_asserted = false; if ((jtag_reset_config & RESET_HAS_SRST) && ((jtag_reset_config & RESET_SRST_NO_GATING) || (!armv7m->debug_ap && !target->defer_examine))) { /* If we have no debug_ap, asserting SRST is the only thing * we can do now *//* ... */ adapter_assert_reset(); srst_asserted = true; }if ((jtag_reset_config & RESET_HAS_SRST) && ((jtag_reset_config & RESET_SRST_NO_GATING) || (!armv7m->debug_ap && !target->defer_examine))) { ... } /* TODO: replace the hack calling target_examine_one() * as soon as a better reset framework is available *//* ... */ if (!target_was_examined(target) && !target->defer_examine && srst_asserted && (jtag_reset_config & RESET_SRST_NO_GATING)) { LOG_TARGET_DEBUG(target, "Trying to re-examine under reset"); target_examine_one(target); }if (!target_was_examined(target) && !target->defer_examine && srst_asserted && (jtag_reset_config & RESET_SRST_NO_GATING)) { ... } /* We need at least debug_ap to go further. * Inform user and bail out if we don't have one. *//* ... */ if (!armv7m->debug_ap) { if (srst_asserted) { if (target->reset_halt) LOG_TARGET_ERROR(target, "Debug AP not available, will not halt after reset!"); /* Do not propagate error: reset was asserted, proceed to deassert! */ target->state = TARGET_RESET; register_cache_invalidate(cortex_m->armv7m.arm.core_cache); return ERROR_OK; }if (srst_asserted) { ... } else { LOG_TARGET_ERROR(target, "Debug AP not available, reset NOT asserted!"); return ERROR_FAIL; }else { ... } }if (!armv7m->debug_ap) { ... } /* Enable debug requests */ int retval = cortex_m_read_dhcsr_atomic_sticky(target); /* Store important errors instead of failing and proceed to reset assert */ if (retval != ERROR_OK || !(cortex_m->dcb_dhcsr & C_DEBUGEN)) retval = cortex_m_write_debug_halt_mask(target, 0, C_HALT | C_STEP | C_MASKINTS); /* If the processor is sleeping in a WFI or WFE instruction, the * C_HALT bit must be asserted to regain control *//* ... */ if (retval == ERROR_OK && (cortex_m->dcb_dhcsr & S_SLEEP)) retval = cortex_m_write_debug_halt_mask(target, C_HALT, 0); mem_ap_write_u32(armv7m->debug_ap, DCB_DCRDR, 0); /* Ignore less important errors */ if (!target->reset_halt) { /* Set/Clear C_MASKINTS in a separate operation */ cortex_m_set_maskints_for_run(target); /* clear any debug flags before resuming */ cortex_m_clear_halt(target); /* clear C_HALT in dhcsr reg */ cortex_m_write_debug_halt_mask(target, 0, C_HALT); }if (!target->reset_halt) { ... } else { /* Halt in debug on reset; endreset_event() restores DEMCR. * * REVISIT catching BUSERR presumably helps to defend against * bad vector table entries. Should this include MMERR or * other flags too? *//* ... */ int retval2; retval2 = mem_ap_write_atomic_u32(armv7m->debug_ap, DCB_DEMCR, TRCENA | VC_HARDERR | VC_BUSERR | VC_CORERESET); if (retval != ERROR_OK || retval2 != ERROR_OK) LOG_TARGET_INFO(target, "AP write error, reset will not halt"); }else { ... } if (jtag_reset_config & RESET_HAS_SRST) { /* default to asserting srst */ if (!srst_asserted) adapter_assert_reset(); /* srst is asserted, ignore AP access errors */ retval = ERROR_OK; }if (jtag_reset_config & RESET_HAS_SRST) { ... } else if (cortex_m->soft_reset_config == CORTEX_M_RESET_LPC55SX) { retval = cortex_m_reset_lpc55sx(target); register_cache_invalidate(cortex_m->armv7m.arm.core_cache); return retval; }else if (cortex_m->soft_reset_config == CORTEX_M_RESET_LPC55SX) { ... } else { /* Use a standard Cortex-M software reset mechanism. * We default to using VECTRESET. * This has the disadvantage of not resetting the peripherals, so a * reset-init event handler is needed to perform any peripheral resets. *//* ... */ if (!cortex_m->vectreset_supported && reset_config == CORTEX_M_RESET_VECTRESET) { reset_config = CORTEX_M_RESET_SYSRESETREQ; LOG_TARGET_WARNING(target, "VECTRESET is not supported on this Cortex-M core, using SYSRESETREQ instead."); LOG_TARGET_WARNING(target, "Set 'cortex_m reset_config sysresetreq'."); }if (!cortex_m->vectreset_supported && reset_config == CORTEX_M_RESET_VECTRESET) { ... } LOG_TARGET_DEBUG(target, "Using Cortex-M %s", (reset_config == CORTEX_M_RESET_SYSRESETREQ) ? "SYSRESETREQ" : "VECTRESET"); if (reset_config == CORTEX_M_RESET_VECTRESET) { LOG_TARGET_WARNING(target, "Only resetting the Cortex-M core, use a reset-init event " "handler to reset any peripherals or configure hardware srst support."); }if (reset_config == CORTEX_M_RESET_VECTRESET) { ... } int retval3; retval3 = mem_ap_write_atomic_u32(armv7m->debug_ap, NVIC_AIRCR, AIRCR_VECTKEY | ((reset_config == CORTEX_M_RESET_SYSRESETREQ) ? AIRCR_SYSRESETREQ : AIRCR_VECTRESET)); if (retval3 != ERROR_OK) LOG_TARGET_DEBUG(target, "Ignoring AP write error right after reset"); retval3 = dap_dp_init_or_reconnect(armv7m->debug_ap->dap); if (retval3 != ERROR_OK) { LOG_TARGET_ERROR(target, "DP initialisation failed"); /* The error return value must not be propagated in this case. * SYSRESETREQ or VECTRESET have been possibly triggered * so reset processing should continue *//* ... */ }if (retval3 != ERROR_OK) { ... } else { /* I do not know why this is necessary, but it * fixes strange effects (step/resume cause NMI * after reset) on LM3S6918 -- Michael Schwingen *//* ... */ uint32_t tmp; mem_ap_read_atomic_u32(armv7m->debug_ap, NVIC_AIRCR, &tmp); }else { ... } }else { ... } target->state = TARGET_RESET; jtag_sleep(50000); register_cache_invalidate(cortex_m->armv7m.arm.core_cache); return retval; }{ ... } static int cortex_m_deassert_reset(struct target *target) { struct armv7m_common *armv7m = &target_to_cm(target)->armv7m; LOG_TARGET_DEBUG(target, "target->state: %s,%s examined", target_state_name(target), target_was_examined(target) ? "" : " not"); /* deassert reset lines */ adapter_deassert_reset(); enum reset_types jtag_reset_config = jtag_get_reset_config(); if ((jtag_reset_config & RESET_HAS_SRST) && !(jtag_reset_config & RESET_SRST_NO_GATING) && armv7m->debug_ap) { int retval = dap_dp_init_or_reconnect(armv7m->debug_ap->dap); if (retval != ERROR_OK) { LOG_TARGET_ERROR(target, "DP initialisation failed"); return retval; }if (retval != ERROR_OK) { ... } }if ((jtag_reset_config & RESET_HAS_SRST) && !(jtag_reset_config & RESET_SRST_NO_GATING) && armv7m->debug_ap) { ... } return ERROR_OK; }{ ... } int cortex_m_set_breakpoint(struct target *target, struct breakpoint *breakpoint) { int retval; unsigned int fp_num = 0; struct cortex_m_common *cortex_m = target_to_cm(target); struct cortex_m_fp_comparator *comparator_list = cortex_m->fp_comparator_list; if (breakpoint->is_set) { LOG_TARGET_WARNING(target, "breakpoint (BPID: %" PRIu32 ") already set", breakpoint->unique_id); return ERROR_OK; }if (breakpoint->is_set) { ... } if (breakpoint->type == BKPT_HARD) { uint32_t fpcr_value; while (comparator_list[fp_num].used && (fp_num < cortex_m->fp_num_code)) fp_num++; if (fp_num >= cortex_m->fp_num_code) { LOG_TARGET_ERROR(target, "Can not find free FPB Comparator!"); return ERROR_TARGET_RESOURCE_NOT_AVAILABLE; }if (fp_num >= cortex_m->fp_num_code) { ... } breakpoint_hw_set(breakpoint, fp_num); fpcr_value = breakpoint->address | 1; if (cortex_m->fp_rev == 0) { if (breakpoint->address > 0x1FFFFFFF) { LOG_TARGET_ERROR(target, "Cortex-M Flash Patch Breakpoint rev.1 " "cannot handle HW breakpoint above address 0x1FFFFFFE"); return ERROR_FAIL; }if (breakpoint->address > 0x1FFFFFFF) { ... } uint32_t hilo; hilo = (breakpoint->address & 0x2) ? FPCR_REPLACE_BKPT_HIGH : FPCR_REPLACE_BKPT_LOW; fpcr_value = (fpcr_value & 0x1FFFFFFC) | hilo | 1; }if (cortex_m->fp_rev == 0) { ... } else if (cortex_m->fp_rev > 1) { LOG_TARGET_ERROR(target, "Unhandled Cortex-M Flash Patch Breakpoint architecture revision"); return ERROR_FAIL; }else if (cortex_m->fp_rev > 1) { ... } comparator_list[fp_num].used = true; comparator_list[fp_num].fpcr_value = fpcr_value; target_write_u32(target, comparator_list[fp_num].fpcr_address, comparator_list[fp_num].fpcr_value); LOG_TARGET_DEBUG(target, "fpc_num %i fpcr_value 0x%" PRIx32 "", fp_num, comparator_list[fp_num].fpcr_value); if (!cortex_m->fpb_enabled) { LOG_TARGET_DEBUG(target, "FPB wasn't enabled, do it now"); retval = cortex_m_enable_fpb(target); if (retval != ERROR_OK) { LOG_TARGET_ERROR(target, "Failed to enable the FPB"); return retval; }if (retval != ERROR_OK) { ... } cortex_m->fpb_enabled = true; }if (!cortex_m->fpb_enabled) { ... } }if (breakpoint->type == BKPT_HARD) { ... } else if (breakpoint->type == BKPT_SOFT) { uint8_t code[4]; /* NOTE: on ARMv6-M and ARMv7-M, BKPT(0xab) is used for * semihosting; don't use that. Otherwise the BKPT * parameter is arbitrary. *//* ... */ buf_set_u32(code, 0, 32, ARMV5_T_BKPT(0x11)); retval = target_read_memory(target, breakpoint->address & 0xFFFFFFFE, breakpoint->length, 1, breakpoint->orig_instr); if (retval != ERROR_OK) return retval; retval = target_write_memory(target, breakpoint->address & 0xFFFFFFFE, breakpoint->length, 1, code); if (retval != ERROR_OK) return retval; breakpoint->is_set = true; }else if (breakpoint->type == BKPT_SOFT) { ... } LOG_TARGET_DEBUG(target, "BPID: %" PRIu32 ", Type: %d, Address: " TARGET_ADDR_FMT " Length: %d (n=%u)", breakpoint->unique_id, (int)(breakpoint->type), breakpoint->address, breakpoint->length, (breakpoint->type == BKPT_SOFT) ? 0 : breakpoint->number); return ERROR_OK; }{ ... } int cortex_m_unset_breakpoint(struct target *target, struct breakpoint *breakpoint) { int retval; struct cortex_m_common *cortex_m = target_to_cm(target); struct cortex_m_fp_comparator *comparator_list = cortex_m->fp_comparator_list; if (!breakpoint->is_set) { LOG_TARGET_WARNING(target, "breakpoint not set"); return ERROR_OK; }if (!breakpoint->is_set) { ... } LOG_TARGET_DEBUG(target, "BPID: %" PRIu32 ", Type: %d, Address: " TARGET_ADDR_FMT " Length: %d (n=%u)", breakpoint->unique_id, (int)(breakpoint->type), breakpoint->address, breakpoint->length, (breakpoint->type == BKPT_SOFT) ? 0 : breakpoint->number); if (breakpoint->type == BKPT_HARD) { unsigned int fp_num = breakpoint->number; if (fp_num >= cortex_m->fp_num_code) { LOG_TARGET_DEBUG(target, "Invalid FP Comparator number in breakpoint"); return ERROR_OK; }if (fp_num >= cortex_m->fp_num_code) { ... } comparator_list[fp_num].used = false; comparator_list[fp_num].fpcr_value = 0; target_write_u32(target, comparator_list[fp_num].fpcr_address, comparator_list[fp_num].fpcr_value); }if (breakpoint->type == BKPT_HARD) { ... } else { /* restore original instruction (kept in target endianness) */ retval = target_write_memory(target, breakpoint->address & 0xFFFFFFFE, breakpoint->length, 1, breakpoint->orig_instr); if (retval != ERROR_OK) return retval; }else { ... } breakpoint->is_set = false; return ERROR_OK; }{ ... } int cortex_m_add_breakpoint(struct target *target, struct breakpoint *breakpoint) { if (breakpoint->length == 3) { LOG_TARGET_DEBUG(target, "Using a two byte breakpoint for 32bit Thumb-2 request"); breakpoint->length = 2; }if (breakpoint->length == 3) { ... } if ((breakpoint->length != 2)) { LOG_TARGET_INFO(target, "only breakpoints of two bytes length supported"); return ERROR_TARGET_RESOURCE_NOT_AVAILABLE; }if ((breakpoint->length != 2)) { ... } return cortex_m_set_breakpoint(target, breakpoint); }{ ... } int cortex_m_remove_breakpoint(struct target *target, struct breakpoint *breakpoint) { if (!breakpoint->is_set) return ERROR_OK; return cortex_m_unset_breakpoint(target, breakpoint); }{ ... } static int cortex_m_set_watchpoint(struct target *target, struct watchpoint *watchpoint) { unsigned int dwt_num = 0; struct cortex_m_common *cortex_m = target_to_cm(target); /* REVISIT Don't fully trust these "not used" records ... users * may set up breakpoints by hand, e.g. dual-address data value * watchpoint using comparator #1; comparator #0 matching cycle * count; send data trace info through ITM and TPIU; etc *//* ... */ struct cortex_m_dwt_comparator *comparator; for (comparator = cortex_m->dwt_comparator_list; comparator->used && dwt_num < cortex_m->dwt_num_comp; comparator++, dwt_num++) continue; if (dwt_num >= cortex_m->dwt_num_comp) { LOG_TARGET_ERROR(target, "Can not find free DWT Comparator"); return ERROR_FAIL; }if (dwt_num >= cortex_m->dwt_num_comp) { ... } comparator->used = true; watchpoint_set(watchpoint, dwt_num); comparator->comp = watchpoint->address; target_write_u32(target, comparator->dwt_comparator_address + 0, comparator->comp); if ((cortex_m->dwt_devarch & 0x1FFFFF) != DWT_DEVARCH_ARMV8M_V2_0 && (cortex_m->dwt_devarch & 0x1FFFFF) != DWT_DEVARCH_ARMV8M_V2_1) { uint32_t mask = 0, temp; /* watchpoint params were validated earlier */ temp = watchpoint->length; while (temp) { temp >>= 1; mask++; }while (temp) { ... } mask--; comparator->mask = mask; target_write_u32(target, comparator->dwt_comparator_address + 4, comparator->mask); switch (watchpoint->rw) { case WPT_READ: comparator->function = 5; break;case WPT_READ: case WPT_WRITE: comparator->function = 6; break;case WPT_WRITE: case WPT_ACCESS: comparator->function = 7; break;case WPT_ACCESS: }switch (watchpoint->rw) { ... } }if ((cortex_m->dwt_devarch & 0x1FFFFF) != DWT_DEVARCH_ARMV8M_V2_0 && (cortex_m->dwt_devarch & 0x1FFFFF) != DWT_DEVARCH_ARMV8M_V2_1) { ... } else { uint32_t data_size = watchpoint->length >> 1; comparator->mask = (watchpoint->length >> 1) | 1; switch (watchpoint->rw) { case WPT_ACCESS: comparator->function = 4; break;case WPT_ACCESS: case WPT_WRITE: comparator->function = 5; break;case WPT_WRITE: case WPT_READ: comparator->function = 6; break;case WPT_READ: }switch (watchpoint->rw) { ... } comparator->function = comparator->function | (1 << 4) | (data_size << 10); }else { ... } target_write_u32(target, comparator->dwt_comparator_address + 8, comparator->function); LOG_TARGET_DEBUG(target, "Watchpoint (ID %d) DWT%d 0x%08x 0x%x 0x%05x", watchpoint->unique_id, dwt_num, (unsigned) comparator->comp, (unsigned) comparator->mask, (unsigned) comparator->function); return ERROR_OK; }{ ... } static int cortex_m_unset_watchpoint(struct target *target, struct watchpoint *watchpoint) { struct cortex_m_common *cortex_m = target_to_cm(target); struct cortex_m_dwt_comparator *comparator; if (!watchpoint->is_set) { LOG_TARGET_WARNING(target, "watchpoint (wpid: %d) not set", watchpoint->unique_id); return ERROR_OK; }if (!watchpoint->is_set) { ... } unsigned int dwt_num = watchpoint->number; LOG_TARGET_DEBUG(target, "Watchpoint (ID %d) DWT%u address: 0x%08x clear", watchpoint->unique_id, dwt_num, (unsigned) watchpoint->address); if (dwt_num >= cortex_m->dwt_num_comp) { LOG_TARGET_DEBUG(target, "Invalid DWT Comparator number in watchpoint"); return ERROR_OK; }if (dwt_num >= cortex_m->dwt_num_comp) { ... } comparator = cortex_m->dwt_comparator_list + dwt_num; comparator->used = false; comparator->function = 0; target_write_u32(target, comparator->dwt_comparator_address + 8, comparator->function); watchpoint->is_set = false; return ERROR_OK; }{ ... } int cortex_m_add_watchpoint(struct target *target, struct watchpoint *watchpoint) { struct cortex_m_common *cortex_m = target_to_cm(target); if (cortex_m->dwt_comp_available < 1) { LOG_TARGET_DEBUG(target, "no comparators?"); return ERROR_TARGET_RESOURCE_NOT_AVAILABLE; }if (cortex_m->dwt_comp_available < 1) { ... } /* REVISIT This DWT may well be able to watch for specific data * values. Requires comparator #1 to set DATAVMATCH and match * the data, and another comparator (DATAVADDR0) matching addr. * * NOTE: hardware doesn't support data value masking, so we'll need * to check that mask is zero *//* ... */ if (watchpoint->mask != WATCHPOINT_IGNORE_DATA_VALUE_MASK) { LOG_TARGET_DEBUG(target, "watchpoint value masks not supported"); return ERROR_TARGET_RESOURCE_NOT_AVAILABLE; }if (watchpoint->mask != WATCHPOINT_IGNORE_DATA_VALUE_MASK) { ... } /* hardware allows address masks of up to 32K */ unsigned mask; for (mask = 0; mask < 16; mask++) { if ((1u << mask) == watchpoint->length) break; }for (mask = 0; mask < 16; mask++) { ... } if (mask == 16) { LOG_TARGET_DEBUG(target, "unsupported watchpoint length"); return ERROR_TARGET_RESOURCE_NOT_AVAILABLE; }if (mask == 16) { ... } if (watchpoint->address & ((1 << mask) - 1)) { LOG_TARGET_DEBUG(target, "watchpoint address is unaligned"); return ERROR_TARGET_RESOURCE_NOT_AVAILABLE; }if (watchpoint->address & ((1 << mask) - 1)) { ... } cortex_m->dwt_comp_available--; LOG_TARGET_DEBUG(target, "dwt_comp_available: %d", cortex_m->dwt_comp_available); return ERROR_OK; }{ ... } int cortex_m_remove_watchpoint(struct target *target, struct watchpoint *watchpoint) { struct cortex_m_common *cortex_m = target_to_cm(target); /* REVISIT why check? DWT can be updated with core running ... */ if (target->state != TARGET_HALTED) { LOG_TARGET_ERROR(target, "not halted"); return ERROR_TARGET_NOT_HALTED; }if (target->state != TARGET_HALTED) { ... } if (watchpoint->is_set) cortex_m_unset_watchpoint(target, watchpoint); cortex_m->dwt_comp_available++; LOG_TARGET_DEBUG(target, "dwt_comp_available: %d", cortex_m->dwt_comp_available); return ERROR_OK; }{ ... } static int cortex_m_hit_watchpoint(struct target *target, struct watchpoint **hit_watchpoint) { if (target->debug_reason != DBG_REASON_WATCHPOINT) return ERROR_FAIL; struct cortex_m_common *cortex_m = target_to_cm(target); for (struct watchpoint *wp = target->watchpoints; wp; wp = wp->next) { if (!wp->is_set) continue; unsigned int dwt_num = wp->number; struct cortex_m_dwt_comparator *comparator = cortex_m->dwt_comparator_list + dwt_num; uint32_t dwt_function; int retval = target_read_u32(target, comparator->dwt_comparator_address + 8, &dwt_function); if (retval != ERROR_OK) return ERROR_FAIL; /* check the MATCHED bit */ if (dwt_function & BIT(24)) { *hit_watchpoint = wp; return ERROR_OK; }if (dwt_function & BIT(24)) { ... } }for (struct watchpoint *wp = target->watchpoints; wp; wp = wp->next) { ... } return ERROR_FAIL; }{ ... } void cortex_m_enable_watchpoints(struct target *target) { struct watchpoint *watchpoint = target->watchpoints; /* set any pending watchpoints */ while (watchpoint) { if (!watchpoint->is_set) cortex_m_set_watchpoint(target, watchpoint); watchpoint = watchpoint->next; }while (watchpoint) { ... } }{ ... } static int cortex_m_read_memory(struct target *target, target_addr_t address, uint32_t size, uint32_t count, uint8_t *buffer) { struct armv7m_common *armv7m = target_to_armv7m(target); if (armv7m->arm.arch == ARM_ARCH_V6M) { /* armv6m does not handle unaligned memory access */ if (((size == 4) && (address & 0x3u)) || ((size == 2) && (address & 0x1u))) return ERROR_TARGET_UNALIGNED_ACCESS; }if (armv7m->arm.arch == ARM_ARCH_V6M) { ... } return mem_ap_read_buf(armv7m->debug_ap, buffer, size, count, address); }{ ... } static int cortex_m_write_memory(struct target *target, target_addr_t address, uint32_t size, uint32_t count, const uint8_t *buffer) { struct armv7m_common *armv7m = target_to_armv7m(target); if (armv7m->arm.arch == ARM_ARCH_V6M) { /* armv6m does not handle unaligned memory access */ if (((size == 4) && (address & 0x3u)) || ((size == 2) && (address & 0x1u))) return ERROR_TARGET_UNALIGNED_ACCESS; }if (armv7m->arm.arch == ARM_ARCH_V6M) { ... } return mem_ap_write_buf(armv7m->debug_ap, buffer, size, count, address); }{ ... } static int cortex_m_init_target(struct command_context *cmd_ctx, struct target *target) { armv7m_build_reg_cache(target); arm_semihosting_init(target); return ERROR_OK; }{ ... } void cortex_m_deinit_target(struct target *target) { struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = target_to_armv7m(target); if (!armv7m->is_hla_target && armv7m->debug_ap) dap_put_ap(armv7m->debug_ap); free(cortex_m->fp_comparator_list); cortex_m_dwt_free(target); armv7m_free_reg_cache(target); free(target->private_config); free(cortex_m); }{ ... } int cortex_m_profiling(struct target *target, uint32_t *samples, uint32_t max_num_samples, uint32_t *num_samples, uint32_t seconds) { struct timeval timeout, now; struct armv7m_common *armv7m = target_to_armv7m(target); uint32_t reg_value; int retval; retval = target_read_u32(target, DWT_PCSR, &reg_value); if (retval != ERROR_OK) { LOG_TARGET_ERROR(target, "Error while reading PCSR"); return retval; }if (retval != ERROR_OK) { ... } if (reg_value == 0) { LOG_TARGET_INFO(target, "PCSR sampling not supported on this processor."); return target_profiling_default(target, samples, max_num_samples, num_samples, seconds); }if (reg_value == 0) { ... } gettimeofday(&timeout, NULL); timeval_add_time(&timeout, seconds, 0); LOG_TARGET_INFO(target, "Starting Cortex-M profiling. Sampling DWT_PCSR as fast as we can..."); /* Make sure the target is running */ target_poll(target); if (target->state == TARGET_HALTED) retval = target_resume(target, 1, 0, 0, 0); if (retval != ERROR_OK) { LOG_TARGET_ERROR(target, "Error while resuming target"); return retval; }if (retval != ERROR_OK) { ... } uint32_t sample_count = 0; for (;;) { if (armv7m && armv7m->debug_ap) { uint32_t read_count = max_num_samples - sample_count; if (read_count > 1024) read_count = 1024; retval = mem_ap_read_buf_noincr(armv7m->debug_ap, (void *)&samples[sample_count], 4, read_count, DWT_PCSR); sample_count += read_count; }if (armv7m && armv7m->debug_ap) { ... } else { target_read_u32(target, DWT_PCSR, &samples[sample_count++]); }else { ... } if (retval != ERROR_OK) { LOG_TARGET_ERROR(target, "Error while reading PCSR"); return retval; }if (retval != ERROR_OK) { ... } gettimeofday(&now, NULL); if (sample_count >= max_num_samples || timeval_compare(&now, &timeout) > 0) { LOG_TARGET_INFO(target, "Profiling completed. %" PRIu32 " samples.", sample_count); break; }if (sample_count >= max_num_samples || timeval_compare(&now, &timeout) > 0) { ... } }for (;;) { ... } *num_samples = sample_count; return retval; }{ ... } /* REVISIT cache valid/dirty bits are unmaintained. We could set "valid" * on r/w if the core is not running, and clear on resume or reset ... or * at least, in a post_restore_context() method. *//* ... */ struct dwt_reg_state { struct target *target; uint32_t addr; uint8_t value[4]; /* scratch/cache */ ...}; static int cortex_m_dwt_get_reg(struct reg *reg) { struct dwt_reg_state *state = reg->arch_info; uint32_t tmp; int retval = target_read_u32(state->target, state->addr, &tmp); if (retval != ERROR_OK) return retval; buf_set_u32(state->value, 0, 32, tmp); return ERROR_OK; }{ ... } static int cortex_m_dwt_set_reg(struct reg *reg, uint8_t *buf) { struct dwt_reg_state *state = reg->arch_info; return target_write_u32(state->target, state->addr, buf_get_u32(buf, 0, reg->size)); }{ ... } struct dwt_reg { uint32_t addr; const char *name; unsigned size; ...}; static const struct dwt_reg dwt_base_regs[] = { { DWT_CTRL, "dwt_ctrl", 32, }, /* NOTE that Erratum 532314 (fixed r2p0) affects CYCCNT: it wrongly * increments while the core is asleep. *//* ... */ { DWT_CYCCNT, "dwt_cyccnt", 32, }, /* plus some 8 bit counters, useful for profiling with TPIU */ ...}; static const struct dwt_reg dwt_comp[] = { #define DWT_COMPARATOR(i) \ { DWT_COMP0 + 0x10 * (i), "dwt_" #i "_comp", 32, }, \ { DWT_MASK0 + 0x10 * (i), "dwt_" #i "_mask", 4, }, \ { DWT_FUNCTION0 + 0x10 * (i), "dwt_" #i "_function", 32, }... DWT_COMPARATOR(0), DWT_COMPARATOR(1), DWT_COMPARATOR(2), DWT_COMPARATOR(3), DWT_COMPARATOR(4), DWT_COMPARATOR(5), DWT_COMPARATOR(6), DWT_COMPARATOR(7), DWT_COMPARATOR(8), DWT_COMPARATOR(9), DWT_COMPARATOR(10), DWT_COMPARATOR(11), DWT_COMPARATOR(12), DWT_COMPARATOR(13), DWT_COMPARATOR(14), DWT_COMPARATOR(15), #undef DWT_COMPARATOR ...}; static const struct reg_arch_type dwt_reg_type = { .get = cortex_m_dwt_get_reg, .set = cortex_m_dwt_set_reg, ...}; static void cortex_m_dwt_addreg(struct target *t, struct reg *r, const struct dwt_reg *d) { struct dwt_reg_state *state; state = calloc(1, sizeof(*state)); if (!state) return; state->addr = d->addr; state->target = t; r->name = d->name; r->size = d->size; r->value = state->value; r->arch_info = state; r->type = &dwt_reg_type; r->exist = true; }{ ... } static void cortex_m_dwt_setup(struct cortex_m_common *cm, struct target *target) { uint32_t dwtcr; struct reg_cache *cache; struct cortex_m_dwt_comparator *comparator; int reg; target_read_u32(target, DWT_CTRL, &dwtcr); LOG_TARGET_DEBUG(target, "DWT_CTRL: 0x%" PRIx32, dwtcr); if (!dwtcr) { LOG_TARGET_DEBUG(target, "no DWT"); return; }if (!dwtcr) { ... } target_read_u32(target, DWT_DEVARCH, &cm->dwt_devarch); LOG_TARGET_DEBUG(target, "DWT_DEVARCH: 0x%" PRIx32, cm->dwt_devarch); cm->dwt_num_comp = (dwtcr >> 28) & 0xF; cm->dwt_comp_available = cm->dwt_num_comp; cm->dwt_comparator_list = calloc(cm->dwt_num_comp, sizeof(struct cortex_m_dwt_comparator)); if (!cm->dwt_comparator_list) { fail0: cm->dwt_num_comp = 0; LOG_TARGET_ERROR(target, "out of mem"); return; }if (!cm->dwt_comparator_list) { ... } cache = calloc(1, sizeof(*cache)); if (!cache) { fail1: free(cm->dwt_comparator_list); goto fail0; }if (!cache) { ... } cache->name = "Cortex-M DWT registers"; cache->num_regs = 2 + cm->dwt_num_comp * 3; cache->reg_list = calloc(cache->num_regs, sizeof(*cache->reg_list)); if (!cache->reg_list) { free(cache); goto fail1; }if (!cache->reg_list) { ... } for (reg = 0; reg < 2; reg++) cortex_m_dwt_addreg(target, cache->reg_list + reg, dwt_base_regs + reg); comparator = cm->dwt_comparator_list; for (unsigned int i = 0; i < cm->dwt_num_comp; i++, comparator++) { int j; comparator->dwt_comparator_address = DWT_COMP0 + 0x10 * i; for (j = 0; j < 3; j++, reg++) cortex_m_dwt_addreg(target, cache->reg_list + reg, dwt_comp + 3 * i + j); /* make sure we clear any watchpoints enabled on the target */ target_write_u32(target, comparator->dwt_comparator_address + 8, 0); }for (unsigned int i = 0; i < cm->dwt_num_comp; i++, comparator++) { ... } *register_get_last_cache_p(&target->reg_cache) = cache; cm->dwt_cache = cache; LOG_TARGET_DEBUG(target, "DWT dwtcr 0x%" PRIx32 ", comp %d, watch%s", dwtcr, cm->dwt_num_comp, (dwtcr & (0xf << 24)) ? " only" : "/trigger"); /* REVISIT: if num_comp > 1, check whether comparator #1 can * implement single-address data value watchpoints ... so we * won't need to check it later, when asked to set one up. *//* ... */ }{ ... } static void cortex_m_dwt_free(struct target *target) { struct cortex_m_common *cm = target_to_cm(target); struct reg_cache *cache = cm->dwt_cache; free(cm->dwt_comparator_list); cm->dwt_comparator_list = NULL; cm->dwt_num_comp = 0; if (cache) { register_unlink_cache(&target->reg_cache, cache); if (cache->reg_list) { for (size_t i = 0; i < cache->num_regs; i++) free(cache->reg_list[i].arch_info); free(cache->reg_list); }if (cache->reg_list) { ... } free(cache); }if (cache) { ... } cm->dwt_cache = NULL; }{ ... } static bool cortex_m_has_tz(struct target *target) { struct armv7m_common *armv7m = target_to_armv7m(target); uint32_t dauthstatus; if (armv7m->arm.arch != ARM_ARCH_V8M) return false; int retval = target_read_u32(target, DAUTHSTATUS, &dauthstatus); if (retval != ERROR_OK) { LOG_WARNING("Error reading DAUTHSTATUS register"); return false; }if (retval != ERROR_OK) { ... } return (dauthstatus & DAUTHSTATUS_SID_MASK) != 0; }{ ... } #define MVFR0 0xE000EF40 #define MVFR0_SP_MASK 0x000000F0 #define MVFR0_SP 0x00000020 #define MVFR0_DP_MASK 0x00000F00 #define MVFR0_DP 0x00000200 #define MVFR1 0xE000EF44 #define MVFR1_MVE_MASK 0x00000F00 #define MVFR1_MVE_I 0x00000100 #define MVFR1_MVE_F 0x00000200 9 defines static int cortex_m_find_mem_ap(struct adiv5_dap *swjdp, struct adiv5_ap **debug_ap) { if (dap_find_get_ap(swjdp, AP_TYPE_AHB3_AP, debug_ap) == ERROR_OK) return ERROR_OK; return dap_find_get_ap(swjdp, AP_TYPE_AHB5_AP, debug_ap); }{ ... } int cortex_m_examine(struct target *target) { int retval; uint32_t cpuid, fpcr; struct cortex_m_common *cortex_m = target_to_cm(target); struct adiv5_dap *swjdp = cortex_m->armv7m.arm.dap; struct armv7m_common *armv7m = target_to_armv7m(target); /* hla_target shares the examine handler but does not support * all its calls *//* ... */ if (!armv7m->is_hla_target) { if (!armv7m->debug_ap) { if (cortex_m->apsel == DP_APSEL_INVALID) { /* Search for the MEM-AP */ retval = cortex_m_find_mem_ap(swjdp, &armv7m->debug_ap); if (retval != ERROR_OK) { LOG_TARGET_ERROR(target, "Could not find MEM-AP to control the core"); return retval; }if (retval != ERROR_OK) { ... } }if (cortex_m->apsel == DP_APSEL_INVALID) { ... } else { armv7m->debug_ap = dap_get_ap(swjdp, cortex_m->apsel); if (!armv7m->debug_ap) { LOG_ERROR("Cannot get AP"); return ERROR_FAIL; }if (!armv7m->debug_ap) { ... } }else { ... } }if (!armv7m->debug_ap) { ... } armv7m->debug_ap->memaccess_tck = 8; retval = mem_ap_init(armv7m->debug_ap); if (retval != ERROR_OK) return retval; }if (!armv7m->is_hla_target) { ... } if (!target_was_examined(target)) { target_set_examined(target); /* Read from Device Identification Registers */ retval = target_read_u32(target, CPUID, &cpuid); if (retval != ERROR_OK) return retval; /* Inspect implementer/part to look for recognized cores */ unsigned int impl_part = cpuid & (ARM_CPUID_IMPLEMENTER_MASK | ARM_CPUID_PARTNO_MASK); for (unsigned int n = 0; n < ARRAY_SIZE(cortex_m_parts); n++) { if (impl_part == cortex_m_parts[n].impl_part) { cortex_m->core_info = &cortex_m_parts[n]; break; }if (impl_part == cortex_m_parts[n].impl_part) { ... } }for (unsigned int n = 0; n < ARRAY_SIZE(cortex_m_parts); n++) { ... } if (!cortex_m->core_info) { LOG_TARGET_ERROR(target, "Cortex-M CPUID: 0x%x is unrecognized", cpuid); return ERROR_FAIL; }if (!cortex_m->core_info) { ... } armv7m->arm.arch = cortex_m->core_info->arch; LOG_TARGET_INFO(target, "%s r%" PRId8 "p%" PRId8 " processor detected", cortex_m->core_info->name, (uint8_t)((cpuid >> 20) & 0xf), (uint8_t)((cpuid >> 0) & 0xf)); cortex_m->maskints_erratum = false; cortex_m->incorrect_halt_erratum = false; if (impl_part == CORTEX_M7_PARTNO) { uint8_t rev, patch; rev = (cpuid >> 20) & 0xf; patch = (cpuid >> 0) & 0xf; if ((rev == 0) && (patch < 2)) { LOG_TARGET_WARNING(target, "Erratum 702596: single stepping may enter pending exception handler!"); cortex_m->maskints_erratum = true; }if ((rev == 0) && (patch < 2)) { ... } /* TODO: add revision check when a Cortex-M7 revision with fixed 3092511 is out */ LOG_TARGET_WARNING(target, "Erratum 3092511: Cortex-M7 can halt in an incorrect address when breakpoint and exception occurs simultaneously"); cortex_m->incorrect_halt_erratum = true; if (armv7m->is_hla_target) LOG_WARNING("No erratum 3092511 workaround on hla adapter"); else LOG_INFO("The erratum 3092511 workaround will resume after an incorrect halt"); }if (impl_part == CORTEX_M7_PARTNO) { ... } LOG_TARGET_DEBUG(target, "cpuid: 0x%8.8" PRIx32 "", cpuid); if (cortex_m->core_info->flags & CORTEX_M_F_HAS_FPV4) { uint32_t mvfr0; target_read_u32(target, MVFR0, &mvfr0); if ((mvfr0 & MVFR0_SP_MASK) == MVFR0_SP) { LOG_TARGET_DEBUG(target, "%s floating point feature FPv4_SP found", cortex_m->core_info->name); armv7m->fp_feature = FPV4_SP; }if ((mvfr0 & MVFR0_SP_MASK) == MVFR0_SP) { ... } }if (cortex_m->core_info->flags & CORTEX_M_F_HAS_FPV4) { ... } else if (cortex_m->core_info->flags & CORTEX_M_F_HAS_FPV5) { uint32_t mvfr0, mvfr1; target_read_u32(target, MVFR0, &mvfr0); target_read_u32(target, MVFR1, &mvfr1); if ((mvfr0 & MVFR0_DP_MASK) == MVFR0_DP) { if ((mvfr1 & MVFR1_MVE_MASK) == MVFR1_MVE_F) { LOG_TARGET_DEBUG(target, "%s floating point feature FPv5_DP + MVE-F found", cortex_m->core_info->name); armv7m->fp_feature = FPV5_MVE_F; }if ((mvfr1 & MVFR1_MVE_MASK) == MVFR1_MVE_F) { ... } else { LOG_TARGET_DEBUG(target, "%s floating point feature FPv5_DP found", cortex_m->core_info->name); armv7m->fp_feature = FPV5_DP; }else { ... } }if ((mvfr0 & MVFR0_DP_MASK) == MVFR0_DP) { ... } else if ((mvfr0 & MVFR0_SP_MASK) == MVFR0_SP) { LOG_TARGET_DEBUG(target, "%s floating point feature FPv5_SP found", cortex_m->core_info->name); armv7m->fp_feature = FPV5_SP; }else if ((mvfr0 & MVFR0_SP_MASK) == MVFR0_SP) { ... } else if ((mvfr1 & MVFR1_MVE_MASK) == MVFR1_MVE_I) { LOG_TARGET_DEBUG(target, "%s floating point feature MVE-I found", cortex_m->core_info->name); armv7m->fp_feature = FPV5_MVE_I; }else if ((mvfr1 & MVFR1_MVE_MASK) == MVFR1_MVE_I) { ... } }else if (cortex_m->core_info->flags & CORTEX_M_F_HAS_FPV5) { ... } /* VECTRESET is supported only on ARMv7-M cores */ cortex_m->vectreset_supported = armv7m->arm.arch == ARM_ARCH_V7M; /* Check for FPU, otherwise mark FPU register as non-existent */ if (armv7m->fp_feature == FP_NONE) for (size_t idx = ARMV7M_FPU_FIRST_REG; idx <= ARMV7M_FPU_LAST_REG; idx++) armv7m->arm.core_cache->reg_list[idx].exist = false; if (!cortex_m_has_tz(target)) for (size_t idx = ARMV8M_FIRST_REG; idx <= ARMV8M_LAST_REG; idx++) armv7m->arm.core_cache->reg_list[idx].exist = false; if (!armv7m->is_hla_target) { if (cortex_m->core_info->flags & CORTEX_M_F_TAR_AUTOINCR_BLOCK_4K) /* Cortex-M3/M4 have 4096 bytes autoincrement range, * s. ARM IHI 0031C: MEM-AP 7.2.2 *//* ... */ armv7m->debug_ap->tar_autoincr_block = (1 << 12); }if (!armv7m->is_hla_target) { ... } retval = target_read_u32(target, DCB_DHCSR, &cortex_m->dcb_dhcsr); if (retval != ERROR_OK) return retval; /* Don't cumulate sticky S_RESET_ST at the very first read of DHCSR * as S_RESET_ST may indicate a reset that happened long time ago * (most probably the power-on reset before OpenOCD was started). * As we are just initializing the debug system we do not need * to call cortex_m_endreset_event() in the following poll. *//* ... */ if (!cortex_m->dcb_dhcsr_sticky_is_recent) { cortex_m->dcb_dhcsr_sticky_is_recent = true; if (cortex_m->dcb_dhcsr & S_RESET_ST) { LOG_TARGET_DEBUG(target, "reset happened some time ago, ignore"); cortex_m->dcb_dhcsr &= ~S_RESET_ST; }if (cortex_m->dcb_dhcsr & S_RESET_ST) { ... } }if (!cortex_m->dcb_dhcsr_sticky_is_recent) { ... } cortex_m_cumulate_dhcsr_sticky(cortex_m, cortex_m->dcb_dhcsr); if (!(cortex_m->dcb_dhcsr & C_DEBUGEN)) { /* Enable debug requests */ uint32_t dhcsr = (cortex_m->dcb_dhcsr | C_DEBUGEN) & ~(C_HALT | C_STEP | C_MASKINTS); retval = target_write_u32(target, DCB_DHCSR, DBGKEY | (dhcsr & 0x0000FFFFUL)); if (retval != ERROR_OK) return retval; cortex_m->dcb_dhcsr = dhcsr; }if (!(cortex_m->dcb_dhcsr & C_DEBUGEN)) { ... } /* Configure trace modules */ retval = target_write_u32(target, DCB_DEMCR, TRCENA | armv7m->demcr); if (retval != ERROR_OK) return retval; /* Configure ITM */ armv7m_trace_itm_config(target); /* NOTE: FPB and DWT are both optional. */ /* Setup FPB */ target_read_u32(target, FP_CTRL, &fpcr); /* bits [14:12] and [7:4] */ cortex_m->fp_num_code = ((fpcr >> 8) & 0x70) | ((fpcr >> 4) & 0xF); cortex_m->fp_num_lit = (fpcr >> 8) & 0xF; /* Detect flash patch revision, see RM DDI 0403E.b page C1-817. Revision is zero base, fp_rev == 1 means Rev.2 ! *//* ... */ cortex_m->fp_rev = (fpcr >> 28) & 0xf; free(cortex_m->fp_comparator_list); cortex_m->fp_comparator_list = calloc( cortex_m->fp_num_code + cortex_m->fp_num_lit, sizeof(struct cortex_m_fp_comparator)); cortex_m->fpb_enabled = fpcr & 1; for (unsigned int i = 0; i < cortex_m->fp_num_code + cortex_m->fp_num_lit; i++) { cortex_m->fp_comparator_list[i].type = (i < cortex_m->fp_num_code) ? FPCR_CODE : FPCR_LITERAL; cortex_m->fp_comparator_list[i].fpcr_address = FP_COMP0 + 4 * i; /* make sure we clear any breakpoints enabled on the target */ target_write_u32(target, cortex_m->fp_comparator_list[i].fpcr_address, 0); }for (unsigned int i = 0; i < cortex_m->fp_num_code + cortex_m->fp_num_lit; i++) { ... } LOG_TARGET_DEBUG(target, "FPB fpcr 0x%" PRIx32 ", numcode %i, numlit %i", fpcr, cortex_m->fp_num_code, cortex_m->fp_num_lit); /* Setup DWT */ cortex_m_dwt_free(target); cortex_m_dwt_setup(cortex_m, target); /* These hardware breakpoints only work for code in flash! */ LOG_TARGET_INFO(target, "target has %d breakpoints, %d watchpoints", cortex_m->fp_num_code, cortex_m->dwt_num_comp); }if (!target_was_examined(target)) { ... } return ERROR_OK; }{ ... } static int cortex_m_dcc_read(struct target *target, uint8_t *value, uint8_t *ctrl) { struct armv7m_common *armv7m = target_to_armv7m(target); uint16_t dcrdr; uint8_t buf[2]; int retval; retval = mem_ap_read_buf_noincr(armv7m->debug_ap, buf, 2, 1, DCB_DCRDR); if (retval != ERROR_OK) return retval; dcrdr = target_buffer_get_u16(target, buf); *ctrl = (uint8_t)dcrdr; *value = (uint8_t)(dcrdr >> 8); LOG_TARGET_DEBUG(target, "data 0x%x ctrl 0x%x", *value, *ctrl); /* write ack back to software dcc register * signify we have read data *//* ... */ if (dcrdr & (1 << 0)) { target_buffer_set_u16(target, buf, 0); retval = mem_ap_write_buf_noincr(armv7m->debug_ap, buf, 2, 1, DCB_DCRDR); if (retval != ERROR_OK) return retval; }if (dcrdr & (1 << 0)) { ... } return ERROR_OK; }{ ... } static int cortex_m_target_request_data(struct target *target, uint32_t size, uint8_t *buffer) { uint8_t data; uint8_t ctrl; uint32_t i; for (i = 0; i < (size * 4); i++) { int retval = cortex_m_dcc_read(target, &data, &ctrl); if (retval != ERROR_OK) return retval; buffer[i] = data; }for (i = 0; i < (size * 4); i++) { ... } return ERROR_OK; }{ ... } static int cortex_m_handle_target_request(void *priv) { struct target *target = priv; if (!target_was_examined(target)) return ERROR_OK; if (!target->dbg_msg_enabled) return ERROR_OK; if (target->state == TARGET_RUNNING) { uint8_t data; uint8_t ctrl; int retval; retval = cortex_m_dcc_read(target, &data, &ctrl); if (retval != ERROR_OK) return retval; /* check if we have data */ if (ctrl & (1 << 0)) { uint32_t request; /* we assume target is quick enough */ request = data; for (int i = 1; i <= 3; i++) { retval = cortex_m_dcc_read(target, &data, &ctrl); if (retval != ERROR_OK) return retval; request |= ((uint32_t)data << (i * 8)); }for (int i = 1; i <= 3; i++) { ... } target_request(target, request); }if (ctrl & (1 << 0)) { ... } }if (target->state == TARGET_RUNNING) { ... } return ERROR_OK; }{ ... } static int cortex_m_init_arch_info(struct target *target, struct cortex_m_common *cortex_m, struct adiv5_dap *dap) { struct armv7m_common *armv7m = &cortex_m->armv7m; armv7m_init_arch_info(target, armv7m); /* default reset mode is to use srst if fitted * if not it will use CORTEX_M_RESET_VECTRESET *//* ... */ cortex_m->soft_reset_config = CORTEX_M_RESET_VECTRESET; armv7m->arm.dap = dap; /* register arch-specific functions */ armv7m->examine_debug_reason = cortex_m_examine_debug_reason; armv7m->post_debug_entry = NULL; armv7m->pre_restore_context = NULL; armv7m->load_core_reg_u32 = cortex_m_load_core_reg_u32; armv7m->store_core_reg_u32 = cortex_m_store_core_reg_u32; target_register_timer_callback(cortex_m_handle_target_request, 1, TARGET_TIMER_TYPE_PERIODIC, target); return ERROR_OK; }{ ... } static int cortex_m_target_create(struct target *target, Jim_Interp *interp) { struct adiv5_private_config *pc; pc = (struct adiv5_private_config *)target->private_config; if (adiv5_verify_config(pc) != ERROR_OK) return ERROR_FAIL; struct cortex_m_common *cortex_m = calloc(1, sizeof(struct cortex_m_common)); if (!cortex_m) { LOG_TARGET_ERROR(target, "No memory creating target"); return ERROR_FAIL; }if (!cortex_m) { ... } cortex_m->common_magic = CORTEX_M_COMMON_MAGIC; cortex_m->apsel = pc->ap_num; cortex_m_init_arch_info(target, cortex_m, pc->dap); return ERROR_OK; }{ ... } /*--------------------------------------------------------------------------*/ static int cortex_m_verify_pointer(struct command_invocation *cmd, struct cortex_m_common *cm) { if (!is_cortex_m_with_dap_access(cm)) { command_print(cmd, "target is not a Cortex-M"); return ERROR_TARGET_INVALID; }if (!is_cortex_m_with_dap_access(cm)) { ... } return ERROR_OK; }{ ... } /* * Only stuff below this line should need to verify that its target * is a Cortex-M with available DAP access (not a HLA adapter). *//* ... */ COMMAND_HANDLER(handle_cortex_m_vector_catch_command) { struct target *target = get_current_target(CMD_CTX); struct cortex_m_common *cortex_m = target_to_cm(target); struct armv7m_common *armv7m = &cortex_m->armv7m; uint32_t demcr = 0; int retval; static const struct { char name[10]; unsigned mask; ...} vec_ids[] = { { "hard_err", VC_HARDERR, }, { "int_err", VC_INTERR, }, { "bus_err", VC_BUSERR, }, { "state_err", VC_STATERR, }, { "chk_err", VC_CHKERR, }, { "nocp_err", VC_NOCPERR, }, { "mm_err", VC_MMERR, }, { "reset", VC_CORERESET, }, ...}; retval = cortex_m_verify_pointer(CMD, cortex_m); if (retval != ERROR_OK) return retval; if (!target_was_examined(target)) { LOG_TARGET_ERROR(target, "Target not examined yet"); return ERROR_FAIL; }if (!target_was_examined(target)) { ... } retval = mem_ap_read_atomic_u32(armv7m->debug_ap, DCB_DEMCR, &demcr); if (retval != ERROR_OK) return retval; if (CMD_ARGC > 0) { unsigned catch = 0; if (CMD_ARGC == 1) { if (strcmp(CMD_ARGV[0], "all") == 0) { catch = VC_HARDERR | VC_INTERR | VC_BUSERR | VC_STATERR | VC_CHKERR | VC_NOCPERR | VC_MMERR | VC_CORERESET; goto write; }if (strcmp(CMD_ARGV[0], "all") == 0) { ... } else if (strcmp(CMD_ARGV[0], "none") == 0) goto write; }if (CMD_ARGC == 1) { ... } while (CMD_ARGC-- > 0) { unsigned i; for (i = 0; i < ARRAY_SIZE(vec_ids); i++) { if (strcmp(CMD_ARGV[CMD_ARGC], vec_ids[i].name) != 0) continue; catch |= vec_ids[i].mask; break; }for (i = 0; i < ARRAY_SIZE(vec_ids); i++) { ... } if (i == ARRAY_SIZE(vec_ids)) { LOG_TARGET_ERROR(target, "No Cortex-M vector '%s'", CMD_ARGV[CMD_ARGC]); return ERROR_COMMAND_SYNTAX_ERROR; }if (i == ARRAY_SIZE(vec_ids)) { ... } }while (CMD_ARGC-- > 0) { ... } write: /* For now, armv7m->demcr only stores vector catch flags. */ armv7m->demcr = catch; demcr &= ~0xffff; demcr |= catch; /* write, but don't assume it stuck (why not??) */ retval = mem_ap_write_u32(armv7m->debug_ap, DCB_DEMCR, demcr); if (retval != ERROR_OK) return retval; retval = mem_ap_read_atomic_u32(armv7m->debug_ap, DCB_DEMCR, &demcr); if (retval != ERROR_OK) return retval; /* FIXME be sure to clear DEMCR on clean server shutdown. * Otherwise the vector catch hardware could fire when there's * no debugger hooked up, causing much confusion... *//* ... */ }if (CMD_ARGC > 0) { ... } for (unsigned i = 0; i < ARRAY_SIZE(vec_ids); i++) { command_print(CMD, "%9s: %s", vec_ids[i].name, (demcr & vec_ids[i].mask) ? "catch" : "ignore"); }for (unsigned i = 0; i < ARRAY_SIZE(vec_ids); i++) { ... } return ERROR_OK; }{ ... } COMMAND_HANDLER(handle_cortex_m_mask_interrupts_command) { struct target *target = get_current_target(CMD_CTX); struct cortex_m_common *cortex_m = target_to_cm(target); int retval; static const struct nvp nvp_maskisr_modes[] = { { .name = "auto", .value = CORTEX_M_ISRMASK_AUTO }, { .name = "off", .value = CORTEX_M_ISRMASK_OFF }, { .name = "on", .value = CORTEX_M_ISRMASK_ON }, { .name = "steponly", .value = CORTEX_M_ISRMASK_STEPONLY }, { .name = NULL, .value = -1 }, ...}; const struct nvp *n; retval = cortex_m_verify_pointer(CMD, cortex_m); if (retval != ERROR_OK) return retval; if (target->state != TARGET_HALTED) { command_print(CMD, "Error: target must be stopped for \"%s\" command", CMD_NAME); return ERROR_TARGET_NOT_HALTED; }if (target->state != TARGET_HALTED) { ... } if (CMD_ARGC > 0) { n = nvp_name2value(nvp_maskisr_modes, CMD_ARGV[0]); if (!n->name) return ERROR_COMMAND_SYNTAX_ERROR; cortex_m->isrmasking_mode = n->value; cortex_m_set_maskints_for_halt(target); }if (CMD_ARGC > 0) { ... } n = nvp_value2name(nvp_maskisr_modes, cortex_m->isrmasking_mode); command_print(CMD, "cortex_m interrupt mask %s", n->name); return ERROR_OK; }{ ... } COMMAND_HANDLER(handle_cortex_m_reset_config_command) { struct target *target = get_current_target(CMD_CTX); struct cortex_m_common *cortex_m = target_to_cm(target); int retval; char *reset_config; retval = cortex_m_verify_pointer(CMD, cortex_m); if (retval != ERROR_OK) return retval; if (CMD_ARGC > 0) { if (strcmp(*CMD_ARGV, "sysresetreq") == 0) cortex_m->soft_reset_config = CORTEX_M_RESET_SYSRESETREQ; else if (strcmp(*CMD_ARGV, "vectreset") == 0) { if (target_was_examined(target) && !cortex_m->vectreset_supported) LOG_TARGET_WARNING(target, "VECTRESET is not supported on your Cortex-M core!"); else cortex_m->soft_reset_config = CORTEX_M_RESET_VECTRESET; }else if (strcmp(*CMD_ARGV, "vectreset") == 0) { ... } else if (stricmp(*CMD_ARGV, "lpc55sxx") == 0) cortex_m->soft_reset_config = CORTEX_M_RESET_LPC55SX; else return ERROR_COMMAND_SYNTAX_ERROR; }if (CMD_ARGC > 0) { ... } switch (cortex_m->soft_reset_config) { case CORTEX_M_RESET_SYSRESETREQ: reset_config = "sysresetreq"; break; case CORTEX_M_RESET_SYSRESETREQ: case CORTEX_M_RESET_VECTRESET: reset_config = "vectreset"; break; case CORTEX_M_RESET_VECTRESET: case CORTEX_M_RESET_LPC55SX: reset_config = "lpc55sxx"; break; case CORTEX_M_RESET_LPC55SX: default: reset_config = "unknown"; break;default }switch (cortex_m->soft_reset_config) { ... } command_print(CMD, "cortex_m reset_config %s", reset_config); return ERROR_OK; }{ ... } static const struct command_registration cortex_m_exec_command_handlers[] = { { .name = "maskisr", .handler = handle_cortex_m_mask_interrupts_command, .mode = COMMAND_EXEC, .help = "mask cortex_m interrupts", .usage = "['auto'|'on'|'off'|'steponly']", ...}, { .name = "vector_catch", .handler = handle_cortex_m_vector_catch_command, .mode = COMMAND_EXEC, .help = "configure hardware vectors to trigger debug entry", .usage = "['all'|'none'|('bus_err'|'chk_err'|...)*]", ...}, { .name = "reset_config", .handler = handle_cortex_m_reset_config_command, .mode = COMMAND_ANY, .help = "configure software reset handling", .usage = "['sysresetreq'|'vectreset']", ...}, { .chain = smp_command_handlers, ...}, COMMAND_REGISTRATION_DONE ...}; static const struct command_registration cortex_m_command_handlers[] = { { .chain = armv7m_command_handlers, ...}, { .chain = armv7m_trace_command_handlers, ...}, /* START_DEPRECATED_TPIU */ { .chain = arm_tpiu_deprecated_command_handlers, ...}, /* END_DEPRECATED_TPIU */ { .name = "cortex_m", .mode = COMMAND_EXEC, .help = "Cortex-M command group", .usage = "", .chain = cortex_m_exec_command_handlers, ...}, { .chain = rtt_target_command_handlers, ...}, COMMAND_REGISTRATION_DONE ...}; struct target_type cortexm_target = { .name = "cortex_m", .poll = cortex_m_poll, .arch_state = armv7m_arch_state, .target_request_data = cortex_m_target_request_data, .halt = cortex_m_halt, .resume = cortex_m_resume, .step = cortex_m_step, .assert_reset = cortex_m_assert_reset, .deassert_reset = cortex_m_deassert_reset, .soft_reset_halt = cortex_m_soft_reset_halt, .get_gdb_arch = arm_get_gdb_arch, .get_gdb_reg_list = armv7m_get_gdb_reg_list, .read_memory = cortex_m_read_memory, .write_memory = cortex_m_write_memory, .checksum_memory = armv7m_checksum_memory, .blank_check_memory = armv7m_blank_check_memory, .run_algorithm = armv7m_run_algorithm, .start_algorithm = armv7m_start_algorithm, .wait_algorithm = armv7m_wait_algorithm, .add_breakpoint = cortex_m_add_breakpoint, .remove_breakpoint = cortex_m_remove_breakpoint, .add_watchpoint = cortex_m_add_watchpoint, .remove_watchpoint = cortex_m_remove_watchpoint, .hit_watchpoint = cortex_m_hit_watchpoint, .commands = cortex_m_command_handlers, .target_create = cortex_m_target_create, .target_jim_configure = adiv5_jim_configure, .init_target = cortex_m_init_target, .examine = cortex_m_examine, .deinit_target = cortex_m_deinit_target, .profiling = cortex_m_profiling, ...};
Details
Show:
from
Types: Columns:
Click anywhere in the source to view detailed information here...