OpenOCD
Select one of the symbols to view example projects that use it.
 
Outline
#include "config.h"
#include <helper/time_support.h>
#include <jtag/jtag.h>
#include "helper/log.h"
#include "helper/types.h"
#include "rtos.h"
#include "rtos_standard_stackings.h"
#include "target/target.h"
#include "target/armv7m.h"
#include "target/arc.h"
#define UNIMPLEMENTED
#define ARC_AUX_SEC_BUILD_REG
#define ARC_REG_NUM
#define ARM_XPSR_OFFSET
zephyr_thread
zephyr_offsets
zephyr_params
arm_callee_saved
arc_callee_saved
arm_callee_saved_stacking
arc_callee_saved_stacking
arm_cpu_saved
arc_cpu_saved
zephyr_symbol_values
zephyr_cortex_m_stack_align(struct target *, const uint8_t *, const struct rtos_register_stacking *, target_addr_t)
arm_cpu_saved_nofp_stacking
arm_cpu_saved_fp_stacking
arc_cpu_saved_stacking
zephyr_get_arc_state(struct rtos *, target_addr_t *, struct zephyr_params *, struct rtos_reg *, struct rtos_reg **, int *)
zephyr_get_arm_state(struct rtos *, target_addr_t *, struct zephyr_params *, struct rtos_reg *, struct rtos_reg **, int *)
zephyr_params_list
zephyr_symbol_list
zephyr_detect_rtos(struct target *)
zephyr_create(struct target *)
zephyr_array
zephyr_array_init(struct zephyr_array *)
zephyr_array_free(struct zephyr_array *)
zephyr_array_append(struct zephyr_array *, size_t)
zephyr_array_detach_ptr(struct zephyr_array *)
zephyr_kptr(const struct rtos *, enum zephyr_offsets)
zephyr_fetch_thread(const struct rtos *, struct zephyr_thread *, uint32_t)
zephyr_fetch_thread_list(struct rtos *, uint32_t)
zephyr_update_threads(struct rtos *)
zephyr_get_thread_reg_list(struct rtos *, int64_t, struct rtos_reg **, int *)
zephyr_get_symbol_list_to_lookup(struct symbol_table_elem **)
zephyr_rtos
Files
loading...
SourceVuDevelopment ToolsOpenOCDsrc/rtos/zephyr.c
 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
// SPDX-License-Identifier: GPL-2.0-or-later /*************************************************************************** * Copyright (C) 2017 by Intel Corporation * Leandro Pereira <leandro.pereira@intel.com> * Daniel Glöckner <dg@emlix.com>* * Copyright (C) 2021 by Synopsys, Inc. * Evgeniy Didin <didin@synopsys.com> ***************************************************************************//* ... */ #ifdef HAVE_CONFIG_H #include "config.h" #endif #include <helper/time_support.h> #include <jtag/jtag.h> #include "helper/log.h" #include "helper/types.h" #include "rtos.h" #include "rtos_standard_stackings.h" #include "target/target.h" #include "target/armv7m.h" #include "target/arc.h" 9 includes #define UNIMPLEMENTED 0xFFFFFFFFU /* ARC specific defines */ #define ARC_AUX_SEC_BUILD_REG 0xdb #define ARC_REG_NUM 38 /* ARM specific defines */ #define ARM_XPSR_OFFSET 28 struct zephyr_thread { uint32_t ptr, next_ptr; uint32_t entry; uint32_t stack_pointer; uint8_t state; uint8_t user_options; int8_t prio; char name[64]; ...}; enum zephyr_offsets { OFFSET_VERSION, OFFSET_K_CURR_THREAD, OFFSET_K_THREADS, OFFSET_T_ENTRY, OFFSET_T_NEXT_THREAD, OFFSET_T_STATE, OFFSET_T_USER_OPTIONS, OFFSET_T_PRIO, OFFSET_T_STACK_POINTER, OFFSET_T_NAME, OFFSET_T_ARCH, OFFSET_T_PREEMPT_FLOAT, OFFSET_T_COOP_FLOAT, OFFSET_T_ARM_EXC_RETURN, OFFSET_MAX ...}; struct zephyr_params { const char *target_name; uint8_t size_width; uint8_t pointer_width; uint32_t num_offsets; uint32_t offsets[OFFSET_MAX]; const struct rtos_register_stacking *callee_saved_stacking; const struct rtos_register_stacking *cpu_saved_nofp_stacking; const struct rtos_register_stacking *cpu_saved_fp_stacking; int (*get_cpu_state)(struct rtos *rtos, target_addr_t *addr, struct zephyr_params *params, struct rtos_reg *callee_saved_reg_list, struct rtos_reg **reg_list, int *num_regs); ...}; static const struct stack_register_offset arm_callee_saved[] = { { ARMV7M_R13, 32, 32 }, { ARMV7M_R4, 0, 32 }, { ARMV7M_R5, 4, 32 }, { ARMV7M_R6, 8, 32 }, { ARMV7M_R7, 12, 32 }, { ARMV7M_R8, 16, 32 }, { ARMV7M_R9, 20, 32 }, { ARMV7M_R10, 24, 32 }, { ARMV7M_R11, 28, 32 }, ...}; static const struct stack_register_offset arc_callee_saved[] = { { ARC_R13, 0, 32 }, { ARC_R14, 4, 32 }, { ARC_R15, 8, 32 }, { ARC_R16, 12, 32 }, { ARC_R17, 16, 32 }, { ARC_R18, 20, 32 }, { ARC_R19, 24, 32 }, { ARC_R20, 28, 32 }, { ARC_R21, 32, 32 }, { ARC_R22, 36, 32 }, { ARC_R23, 40, 32 }, { ARC_R24, 44, 32 }, { ARC_R25, 48, 32 }, { ARC_GP, 52, 32 }, { ARC_FP, 56, 32 }, { ARC_R30, 60, 32 } ...}; static const struct rtos_register_stacking arm_callee_saved_stacking = { .stack_registers_size = 36, .stack_growth_direction = -1, .num_output_registers = ARRAY_SIZE(arm_callee_saved), .register_offsets = arm_callee_saved, ...}; static const struct rtos_register_stacking arc_callee_saved_stacking = { .stack_registers_size = 64, .stack_growth_direction = -1, .num_output_registers = ARRAY_SIZE(arc_callee_saved), .register_offsets = arc_callee_saved, ...}; static const struct stack_register_offset arm_cpu_saved[] = { { ARMV7M_R0, 0, 32 }, { ARMV7M_R1, 4, 32 }, { ARMV7M_R2, 8, 32 }, { ARMV7M_R3, 12, 32 }, { ARMV7M_R4, -1, 32 }, { ARMV7M_R5, -1, 32 }, { ARMV7M_R6, -1, 32 }, { ARMV7M_R7, -1, 32 }, { ARMV7M_R8, -1, 32 }, { ARMV7M_R9, -1, 32 }, { ARMV7M_R10, -1, 32 }, { ARMV7M_R11, -1, 32 }, { ARMV7M_R12, 16, 32 }, { ARMV7M_R13, -2, 32 }, { ARMV7M_R14, 20, 32 }, { ARMV7M_PC, 24, 32 }, { ARMV7M_XPSR, 28, 32 }, ...}; static struct stack_register_offset arc_cpu_saved[] = { { ARC_R0, -1, 32 }, { ARC_R1, -1, 32 }, { ARC_R2, -1, 32 }, { ARC_R3, -1, 32 }, { ARC_R4, -1, 32 }, { ARC_R5, -1, 32 }, { ARC_R6, -1, 32 }, { ARC_R7, -1, 32 }, { ARC_R8, -1, 32 }, { ARC_R9, -1, 32 }, { ARC_R10, -1, 32 }, { ARC_R11, -1, 32 }, { ARC_R12, -1, 32 }, { ARC_R13, -1, 32 }, { ARC_R14, -1, 32 }, { ARC_R15, -1, 32 }, { ARC_R16, -1, 32 }, { ARC_R17, -1, 32 }, { ARC_R18, -1, 32 }, { ARC_R19, -1, 32 }, { ARC_R20, -1, 32 }, { ARC_R21, -1, 32 }, { ARC_R22, -1, 32 }, { ARC_R23, -1, 32 }, { ARC_R24, -1, 32 }, { ARC_R25, -1, 32 }, { ARC_GP, -1, 32 }, { ARC_FP, -1, 32 }, { ARC_SP, -1, 32 }, { ARC_ILINK, -1, 32 }, { ARC_R30, -1, 32 }, { ARC_BLINK, 0, 32 }, { ARC_LP_COUNT, -1, 32 }, { ARC_PCL, -1, 32 }, { ARC_PC, -1, 32 }, { ARC_LP_START, -1, 32 }, { ARC_LP_END, -1, 32 }, { ARC_STATUS32, 4, 32 } ...}; enum zephyr_symbol_values { ZEPHYR_VAL__KERNEL, ZEPHYR_VAL__KERNEL_OPENOCD_OFFSETS, ZEPHYR_VAL__KERNEL_OPENOCD_SIZE_T_SIZE, ZEPHYR_VAL__KERNEL_OPENOCD_NUM_OFFSETS, ZEPHYR_VAL_COUNT ...}; static target_addr_t zephyr_cortex_m_stack_align(struct target *target, const uint8_t *stack_data, const struct rtos_register_stacking *stacking, target_addr_t stack_ptr) { return rtos_cortex_m_stack_align(target, stack_data, stacking, stack_ptr, ARM_XPSR_OFFSET); }{ ... } static const struct rtos_register_stacking arm_cpu_saved_nofp_stacking = { .stack_registers_size = 32, .stack_growth_direction = -1, .num_output_registers = ARRAY_SIZE(arm_cpu_saved), .calculate_process_stack = zephyr_cortex_m_stack_align, .register_offsets = arm_cpu_saved, ...}; static const struct rtos_register_stacking arm_cpu_saved_fp_stacking = { .stack_registers_size = 32 + 18 * 4, .stack_growth_direction = -1, .num_output_registers = ARRAY_SIZE(arm_cpu_saved), .calculate_process_stack = zephyr_cortex_m_stack_align, .register_offsets = arm_cpu_saved, ...}; /* stack_registers_size is 8 because besides caller registers * there are only blink and Status32 registers on stack left *//* ... */ static struct rtos_register_stacking arc_cpu_saved_stacking = { .stack_registers_size = 8, .stack_growth_direction = -1, .num_output_registers = ARRAY_SIZE(arc_cpu_saved), .register_offsets = arc_cpu_saved, ...}; /* ARCv2 specific implementation */ static int zephyr_get_arc_state(struct rtos *rtos, target_addr_t *addr, struct zephyr_params *params, struct rtos_reg *callee_saved_reg_list, struct rtos_reg **reg_list, int *num_regs) { uint32_t real_stack_addr; int retval = 0; int num_callee_saved_regs; const struct rtos_register_stacking *stacking; /* Getting real stack address from Kernel thread struct */ retval = target_read_u32(rtos->target, *addr, &real_stack_addr); if (retval != ERROR_OK) return retval; /* Getting callee registers */ retval = rtos_generic_stack_read(rtos->target, params->callee_saved_stacking, real_stack_addr, &callee_saved_reg_list, &num_callee_saved_regs); if (retval != ERROR_OK) return retval; stacking = params->cpu_saved_nofp_stacking; /* Getting blink and status32 registers */ retval = rtos_generic_stack_read(rtos->target, stacking, real_stack_addr + num_callee_saved_regs * 4, reg_list, num_regs); if (retval != ERROR_OK) return retval; for (int i = 0; i < num_callee_saved_regs; i++) buf_cpy(callee_saved_reg_list[i].value, (*reg_list)[callee_saved_reg_list[i].number].value, callee_saved_reg_list[i].size); /* The blink, sp, pc offsets in arc_cpu_saved structure may be changed, * but the registers number shall not. So the next code searches the * offsetst of these registers in arc_cpu_saved structure. *//* ... */ unsigned short blink_offset = 0, pc_offset = 0, sp_offset = 0; for (size_t i = 0; i < ARRAY_SIZE(arc_cpu_saved); i++) { if (arc_cpu_saved[i].number == ARC_BLINK) blink_offset = i; if (arc_cpu_saved[i].number == ARC_SP) sp_offset = i; if (arc_cpu_saved[i].number == ARC_PC) pc_offset = i; }for (size_t i = 0; i < ARRAY_SIZE(arc_cpu_saved); i++) { ... } if (blink_offset == 0 || sp_offset == 0 || pc_offset == 0) { LOG_ERROR("Basic registers offsets are missing, check <arc_cpu_saved> struct"); return ERROR_FAIL; }if (blink_offset == 0 || sp_offset == 0 || pc_offset == 0) { ... } /* Put blink value into PC */ buf_cpy((*reg_list)[blink_offset].value, (*reg_list)[pc_offset].value, sizeof((*reg_list)[blink_offset].value)); /* Put address after callee/caller in SP. */ int64_t stack_top; stack_top = real_stack_addr + num_callee_saved_regs * 4 + arc_cpu_saved_stacking.stack_registers_size; buf_cpy(&stack_top, (*reg_list)[sp_offset].value, sizeof(stack_top)); return retval; }{ ... } /* ARM Cortex-M-specific implementation */ static int zephyr_get_arm_state(struct rtos *rtos, target_addr_t *addr, struct zephyr_params *params, struct rtos_reg *callee_saved_reg_list, struct rtos_reg **reg_list, int *num_regs) { int retval = 0; int num_callee_saved_regs; const struct rtos_register_stacking *stacking; retval = rtos_generic_stack_read(rtos->target, params->callee_saved_stacking, *addr, &callee_saved_reg_list, &num_callee_saved_regs); if (retval != ERROR_OK) return retval; *addr = target_buffer_get_u32(rtos->target, callee_saved_reg_list[0].value); if (params->offsets[OFFSET_T_PREEMPT_FLOAT] != UNIMPLEMENTED) stacking = params->cpu_saved_fp_stacking; else stacking = params->cpu_saved_nofp_stacking; retval = rtos_generic_stack_read(rtos->target, stacking, *addr, reg_list, num_regs); if (retval != ERROR_OK) return retval; for (int i = 1; i < num_callee_saved_regs; i++) buf_cpy(callee_saved_reg_list[i].value, (*reg_list)[callee_saved_reg_list[i].number].value, callee_saved_reg_list[i].size); return 0; }{ ... } static struct zephyr_params zephyr_params_list[] = { { .target_name = "cortex_m", .pointer_width = 4, .callee_saved_stacking = &arm_callee_saved_stacking, .cpu_saved_nofp_stacking = &arm_cpu_saved_nofp_stacking, .cpu_saved_fp_stacking = &arm_cpu_saved_fp_stacking, .get_cpu_state = &zephyr_get_arm_state, ...}, { .target_name = "cortex_r4", .pointer_width = 4, .callee_saved_stacking = &arm_callee_saved_stacking, .cpu_saved_nofp_stacking = &arm_cpu_saved_nofp_stacking, .cpu_saved_fp_stacking = &arm_cpu_saved_fp_stacking, .get_cpu_state = &zephyr_get_arm_state, ...}, { .target_name = "hla_target", .pointer_width = 4, .callee_saved_stacking = &arm_callee_saved_stacking, .cpu_saved_nofp_stacking = &arm_cpu_saved_nofp_stacking, .cpu_saved_fp_stacking = &arm_cpu_saved_fp_stacking, .get_cpu_state = &zephyr_get_arm_state, ...}, { .target_name = "arcv2", .pointer_width = 4, .callee_saved_stacking = &arc_callee_saved_stacking, .cpu_saved_nofp_stacking = &arc_cpu_saved_stacking, .get_cpu_state = &zephyr_get_arc_state, ...}, { .target_name = NULL ...} ...}; static const struct symbol_table_elem zephyr_symbol_list[] = { { .symbol_name = "_kernel", .optional = false ...}, { .symbol_name = "_kernel_thread_info_offsets", .optional = false ...}, { .symbol_name = "_kernel_thread_info_size_t_size", .optional = false ...}, { .symbol_name = "_kernel_thread_info_num_offsets", .optional = true ...}, { .symbol_name = NULL ...} ...}; static bool zephyr_detect_rtos(struct target *target) { if (!target->rtos->symbols) { LOG_INFO("Zephyr: no symbols while detecting RTOS"); return false; }if (!target->rtos->symbols) { ... } for (enum zephyr_symbol_values symbol = ZEPHYR_VAL__KERNEL; symbol != ZEPHYR_VAL_COUNT; symbol++) { LOG_INFO("Zephyr: does it have symbol %d (%s)?", symbol, target->rtos->symbols[symbol].optional ? "optional" : "mandatory"); if (target->rtos->symbols[symbol].optional) continue; if (target->rtos->symbols[symbol].address == 0) return false; }for (enum zephyr_symbol_values symbol = ZEPHYR_VAL__KERNEL; symbol != ZEPHYR_VAL_COUNT; symbol++) { ... } LOG_INFO("Zephyr: all mandatory symbols found"); return true; }{ ... } static int zephyr_create(struct target *target) { const char *name; name = target_type_name(target); LOG_INFO("Zephyr: looking for target: %s", name); /* ARC specific, check if EM target has security subsystem * In case of ARC_HAS_SECURE zephyr option enabled * the thread stack contains blink,sec_stat,status32 register * values. If ARC_HAS_SECURE is disabled, only blink and status32 * register values are saved on stack. *//* ... */ if (!strcmp(name, "arcv2")) { uint32_t value; struct arc_common *arc = target_to_arc(target); /* Reading SEC_BUILD bcr */ CHECK_RETVAL(arc_jtag_read_aux_reg_one(&arc->jtag_info, ARC_AUX_SEC_BUILD_REG, &value)); if (value != 0) { LOG_DEBUG("ARC EM board has security subsystem, changing offsets"); arc_cpu_saved[ARC_REG_NUM - 1].offset = 8; /* After reading callee registers in stack * now blink,sec_stat,status32 registers * are located. *//* ... */ arc_cpu_saved_stacking.stack_registers_size = 12; }if (value != 0) { ... } }if (!strcmp(name, "arcv2")) { ... } for (struct zephyr_params *p = zephyr_params_list; p->target_name; p++) { if (!strcmp(p->target_name, name)) { LOG_INFO("Zephyr: target known, params at %p", p); target->rtos->rtos_specific_params = p; return ERROR_OK; }if (!strcmp(p->target_name, name)) { ... } }for (struct zephyr_params *p = zephyr_params_list; p->target_name; p++) { ... } LOG_ERROR("Could not find target in Zephyr compatibility list"); return ERROR_FAIL; }{ ... } struct zephyr_array { void *ptr; size_t elements; ...}; static void zephyr_array_init(struct zephyr_array *array) { array->ptr = NULL; array->elements = 0; }{ ... } static void zephyr_array_free(struct zephyr_array *array) { free(array->ptr); zephyr_array_init(array); }{ ... } static void *zephyr_array_append(struct zephyr_array *array, size_t size) { if (!(array->elements % 16)) { void *ptr = realloc(array->ptr, (array->elements + 16) * size); if (!ptr) { LOG_ERROR("Out of memory"); return NULL; }if (!ptr) { ... } array->ptr = ptr; }if (!(array->elements % 16)) { ... } return (unsigned char *)array->ptr + (array->elements++) * size; }{ ... } static void *zephyr_array_detach_ptr(struct zephyr_array *array) { void *ptr = array->ptr; zephyr_array_init(array); return ptr; }{ ... } static uint32_t zephyr_kptr(const struct rtos *rtos, enum zephyr_offsets off) { const struct zephyr_params *params = rtos->rtos_specific_params; return rtos->symbols[ZEPHYR_VAL__KERNEL].address + params->offsets[off]; }{ ... } static int zephyr_fetch_thread(const struct rtos *rtos, struct zephyr_thread *thread, uint32_t ptr) { const struct zephyr_params *param = rtos->rtos_specific_params; int retval; thread->ptr = ptr; retval = target_read_u32(rtos->target, ptr + param->offsets[OFFSET_T_ENTRY], &thread->entry); if (retval != ERROR_OK) return retval; retval = target_read_u32(rtos->target, ptr + param->offsets[OFFSET_T_NEXT_THREAD], &thread->next_ptr); if (retval != ERROR_OK) return retval; retval = target_read_u32(rtos->target, ptr + param->offsets[OFFSET_T_STACK_POINTER], &thread->stack_pointer); if (retval != ERROR_OK) return retval; retval = target_read_u8(rtos->target, ptr + param->offsets[OFFSET_T_STATE], &thread->state); if (retval != ERROR_OK) return retval; retval = target_read_u8(rtos->target, ptr + param->offsets[OFFSET_T_USER_OPTIONS], &thread->user_options); if (retval != ERROR_OK) return retval; uint8_t prio; retval = target_read_u8(rtos->target, ptr + param->offsets[OFFSET_T_PRIO], &prio); if (retval != ERROR_OK) return retval; thread->prio = prio; thread->name[0] = '\0'; if (param->offsets[OFFSET_T_NAME] != UNIMPLEMENTED) { retval = target_read_buffer(rtos->target, ptr + param->offsets[OFFSET_T_NAME], sizeof(thread->name) - 1, (uint8_t *)thread->name); if (retval != ERROR_OK) return retval; thread->name[sizeof(thread->name) - 1] = '\0'; }if (param->offsets[OFFSET_T_NAME] != UNIMPLEMENTED) { ... } LOG_DEBUG("Fetched thread%" PRIx32 ": {entry@0x%" PRIx32 ", state=%" PRIu8 ", useropts=%" PRIu8 ", prio=%" PRId8 "}", ptr, thread->entry, thread->state, thread->user_options, thread->prio); return ERROR_OK; }{ ... } static int zephyr_fetch_thread_list(struct rtos *rtos, uint32_t current_thread) { struct zephyr_array thread_array; struct zephyr_thread thread; struct thread_detail *td; int64_t curr_id = -1; uint32_t curr; int retval; retval = target_read_u32(rtos->target, zephyr_kptr(rtos, OFFSET_K_THREADS), &curr); if (retval != ERROR_OK) { LOG_ERROR("Could not fetch current thread pointer"); return retval; }if (retval != ERROR_OK) { ... } zephyr_array_init(&thread_array); for (; curr; curr = thread.next_ptr) { retval = zephyr_fetch_thread(rtos, &thread, curr); if (retval != ERROR_OK) goto error; td = zephyr_array_append(&thread_array, sizeof(*td)); if (!td) goto error; td->threadid = thread.ptr; td->exists = true; if (thread.name[0]) td->thread_name_str = strdup(thread.name); else td->thread_name_str = alloc_printf("thr_%" PRIx32 "_%" PRIx32, thread.entry, thread.ptr); td->extra_info_str = alloc_printf("prio:%" PRId8 ",useropts:%" PRIu8, thread.prio, thread.user_options); if (!td->thread_name_str || !td->extra_info_str) goto error; if (td->threadid == current_thread) curr_id = (int64_t)thread_array.elements - 1; }for (; curr; curr = thread.next_ptr) { ... } LOG_DEBUG("Got information for %zu threads", thread_array.elements); rtos_free_threadlist(rtos); rtos->thread_count = (int)thread_array.elements; rtos->thread_details = zephyr_array_detach_ptr(&thread_array); rtos->current_threadid = curr_id; rtos->current_thread = current_thread; return ERROR_OK; error: td = thread_array.ptr; for (size_t i = 0; i < thread_array.elements; i++) { free(td[i].thread_name_str); free(td[i].extra_info_str); }for (size_t i = 0; i < thread_array.elements; i++) { ... } zephyr_array_free(&thread_array); return ERROR_FAIL; }{ ... } static int zephyr_update_threads(struct rtos *rtos) { struct zephyr_params *param; int retval; if (!rtos->rtos_specific_params) return ERROR_FAIL; param = (struct zephyr_params *)rtos->rtos_specific_params; if (!rtos->symbols) { LOG_ERROR("No symbols for Zephyr"); return ERROR_FAIL; }if (!rtos->symbols) { ... } if (rtos->symbols[ZEPHYR_VAL__KERNEL].address == 0) { LOG_ERROR("Can't obtain kernel struct from Zephyr"); return ERROR_FAIL; }if (rtos->symbols[ZEPHYR_VAL__KERNEL].address == 0) { ... } if (rtos->symbols[ZEPHYR_VAL__KERNEL_OPENOCD_OFFSETS].address == 0) { LOG_ERROR("Please build Zephyr with CONFIG_OPENOCD option set"); return ERROR_FAIL; }if (rtos->symbols[ZEPHYR_VAL__KERNEL_OPENOCD_OFFSETS].address == 0) { ... } retval = target_read_u8(rtos->target, rtos->symbols[ZEPHYR_VAL__KERNEL_OPENOCD_SIZE_T_SIZE].address, &param->size_width); if (retval != ERROR_OK) { LOG_ERROR("Couldn't determine size of size_t from host"); return retval; }if (retval != ERROR_OK) { ... } if (param->size_width != 4) { LOG_ERROR("Only size_t of 4 bytes are supported"); return ERROR_FAIL; }if (param->size_width != 4) { ... } if (rtos->symbols[ZEPHYR_VAL__KERNEL_OPENOCD_NUM_OFFSETS].address) { retval = target_read_u32(rtos->target, rtos->symbols[ZEPHYR_VAL__KERNEL_OPENOCD_NUM_OFFSETS].address, &param->num_offsets); if (retval != ERROR_OK) { LOG_ERROR("Couldn't not fetch number of offsets from Zephyr"); return retval; }if (retval != ERROR_OK) { ... } if (param->num_offsets <= OFFSET_T_STACK_POINTER) { LOG_ERROR("Number of offsets too small"); return ERROR_FAIL; }if (param->num_offsets <= OFFSET_T_STACK_POINTER) { ... } }if (rtos->symbols[ZEPHYR_VAL__KERNEL_OPENOCD_NUM_OFFSETS].address) { ... } else { retval = target_read_u32(rtos->target, rtos->symbols[ZEPHYR_VAL__KERNEL_OPENOCD_OFFSETS].address, &param->offsets[OFFSET_VERSION]); if (retval != ERROR_OK) { LOG_ERROR("Couldn't not fetch offsets from Zephyr"); return retval; }if (retval != ERROR_OK) { ... } if (param->offsets[OFFSET_VERSION] > 1) { LOG_ERROR("Unexpected OpenOCD support version %" PRIu32, param->offsets[OFFSET_VERSION]); return ERROR_FAIL; }if (param->offsets[OFFSET_VERSION] > 1) { ... } switch (param->offsets[OFFSET_VERSION]) { case 0: param->num_offsets = OFFSET_T_STACK_POINTER + 1; break;case 0: case 1: param->num_offsets = OFFSET_T_COOP_FLOAT + 1; break;case 1: }switch (param->offsets[OFFSET_VERSION]) { ... } }else { ... } /* We can fetch the whole array for version 0, as they're supposed * to grow only *//* ... */ uint32_t address; address = rtos->symbols[ZEPHYR_VAL__KERNEL_OPENOCD_OFFSETS].address; for (size_t i = 0; i < OFFSET_MAX; i++, address += param->size_width) { if (i >= param->num_offsets) { param->offsets[i] = UNIMPLEMENTED; continue; }if (i >= param->num_offsets) { ... } retval = target_read_u32(rtos->target, address, &param->offsets[i]); if (retval != ERROR_OK) { LOG_ERROR("Could not fetch offsets from Zephyr"); return ERROR_FAIL; }if (retval != ERROR_OK) { ... } }for (size_t i = 0; i < OFFSET_MAX; i++, address += param->size_width) { ... } LOG_DEBUG("Zephyr OpenOCD support version %" PRId32, param->offsets[OFFSET_VERSION]); uint32_t current_thread; retval = target_read_u32(rtos->target, zephyr_kptr(rtos, OFFSET_K_CURR_THREAD), &current_thread); if (retval != ERROR_OK) { LOG_ERROR("Could not obtain current thread ID"); return retval; }if (retval != ERROR_OK) { ... } retval = zephyr_fetch_thread_list(rtos, current_thread); if (retval != ERROR_OK) { LOG_ERROR("Could not obtain thread list"); return retval; }if (retval != ERROR_OK) { ... } return ERROR_OK; }{ ... } static int zephyr_get_thread_reg_list(struct rtos *rtos, int64_t thread_id, struct rtos_reg **reg_list, int *num_regs) { struct zephyr_params *params; struct rtos_reg *callee_saved_reg_list = NULL; target_addr_t addr; int retval; LOG_INFO("Getting thread %" PRId64 " reg list", thread_id); if (!rtos) return ERROR_FAIL; if (thread_id == 0) return ERROR_FAIL; params = rtos->rtos_specific_params; if (!params) return ERROR_FAIL; addr = thread_id + params->offsets[OFFSET_T_STACK_POINTER] - params->callee_saved_stacking->register_offsets[0].offset; retval = params->get_cpu_state(rtos, &addr, params, callee_saved_reg_list, reg_list, num_regs); free(callee_saved_reg_list); return retval; }{ ... } static int zephyr_get_symbol_list_to_lookup(struct symbol_table_elem **symbol_list) { *symbol_list = malloc(sizeof(zephyr_symbol_list)); if (!*symbol_list) { LOG_ERROR("Out of memory"); return ERROR_FAIL; }if (!*symbol_list) { ... } memcpy(*symbol_list, zephyr_symbol_list, sizeof(zephyr_symbol_list)); return ERROR_OK; }{ ... } const struct rtos_type zephyr_rtos = { .name = "Zephyr", .detect_rtos = zephyr_detect_rtos, .create = zephyr_create, .update_threads = zephyr_update_threads, .get_thread_reg_list = zephyr_get_thread_reg_list, .get_symbol_list_to_lookup = zephyr_get_symbol_list_to_lookup, ...};
Details
Show:
from
Types: Columns:
Click anywhere in the source to view detailed information here...